This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
New Methods for Digital Generation and Postprocessing of Random Data
October 2006 (vol. 55 no. 10)
pp. 1217-1229
A new method for digital true random number generation based on asynchronous logic circuits with feedback is introduced. In particular, a concrete technique using the so-called Galois and Fibonacci ring oscillators is developed and analyzed both theoretically and experimentally. The generated random binary sequences may have a very high speed and a higher and more robust entropy rate in comparison with previous proposals for digital random number generators. A new method for digital postprocessing of random data based on irregularly clocked nonautonomous synchronous logic circuits with feedback is also introduced and a concrete technique using a self-clock-controlled linear feedback shift register is proposed. The postprocessing can provide both randomness extraction and computationally secure speed increase of input random data.

[1] B. Barak, R. Shaltiel, and E. Tromer, “True Random Number Generators Secure in a Changing Environment,” Proc. Conf. Cryptographic Hardware and Embedded Systems (CHES '03), pp. 166-180, 2003.
[2] H. Bock, M. Bucci, and R. Luzzi, “Offset-Compensated Oscillator-Based Random Bit Source for Security Applications,” Proc. Conf. Cryptographic Hardware and Embedded Systems (CHES '04), pp. 268-281, 2004.
[3] W.-T. Chuang and S.C. Hsu, “Enhanced Random Number Generator,” US Patent No. US 6,240,432 B1, May 2001.
[4] K.B. Coulthart, R.C. Fairfield, and R.L. Mortenson, “Random Number Generator,” US Patent No. 4,641,102, Feb. 1987.
[5] M. Dichtl, “How to Predict the Output of a Hardware Random Number Generator,” Proc. Conf. Cryptographic Hardware and Embedded Systems (CHES '03), pp. 181-188, 2003.
[6] V. Fischer and M. Drutarovský, “True Random Number Generator Embedded in Reconfigurable Hardware,” Proc. Conf. Cryptographic Hardware and Embedded Systems (CHES '02), pp. 415-430, 2002.
[7] G. Ghigo and L. Bollea, private communication, Telecom Italia Lab, Turin, 2004.
[8] J.D. Golić, “Modes of Operation of Stream Ciphers,” Proc. Conf. Selected Areas in Cryptography (SAC '00), pp. 233-247, 2001.
[9] J.D. Golić, and R. Menicocci, “Statistical Distinguishers for Irregularly Decimated Linear Recurring Sequences,” IEEE Trans. Information Theory, vol. 52, pp. 1153-1159, Mar. 2006.
[10] M. Epstein, L. Hars, R. Krasinski, M. Rosner, and H. Zheng, “Design and Implementation of a True Random Number Generator Based on Digital Circuits Artifacts,” Proc. Conf. Cryptographic Hardware and Embedded Systems (CHES '03), pp. 152-165, 2003.
[11] P.-Y. Liardet, “Random Number Generating Circuit and Process,” US Patent No. US 6,581,078 B1, June 2003.
[12] G. Marsaglia, “DIEHARD: A Battery of Tests of Randomness,” 1996, http://stat.fsu.edu~geo.
[13] R.V.M. Oerlemans, “Digital True Random Number Generator Circuit,” US Patent Application No. US 2002/0156819 A1, Oct. 2002.
[14] T.E. Tkacik, “A Hardware Random Number Generator,” Proc. Conf. Cryptographic Hardware and Embedded Systems (CHES '02), pp. 450-453, 2002.
[15] A. Juels, M. Jakobsson, E. Shriver, and B.K. Hillyer, “How to Turn Loaded Dice into Fair Coins,” IEEE Trans. Information Theory, vol. 46, pp. 911-921, May 2000.

Index Terms:
Random number generation, special-purpose hardware, integrated circuits, sequential circuits, chaotic systems, ring oscillators, linear feedback shift registers.
Citation:
Jovan Dj. Golic, "New Methods for Digital Generation and Postprocessing of Random Data," IEEE Transactions on Computers, vol. 55, no. 10, pp. 1217-1229, Oct. 2006, doi:10.1109/TC.2006.164
Usage of this product signifies your acceptance of the Terms of Use.