This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Designing Resistant Circuits against Malicious Faults Injection Using Asynchronous Logic
September 2006 (vol. 55 no. 9)
pp. 1104-1115
This paper presents hardening techniques against fault attacks and the practical evaluation of their efficiency. The circuit technology investigated to improve the resistance against fault attacks is asynchronous logic. Specific properties of asynchronous circuits make them inherently resistant against a large class of faults. An analysis of their behavior in the presence of faults shows that they are an interesting alternative to design robust systems. A behavior diagnosis enables us to propose hardening techniques that improve fault tolerance and resistance. They are applied at design time and aim at exploiting quasi-delay insensitive (QDI) circuit properties to significantly harden the architecture with a very low area overhead and a reasonable performance penalty. To validate these techniques, a hardened DES crypto-processor is presented. The countermeasures are evaluated using laser beam fault injection.

[1] R. Leveugle and K. Hadjiat, “Multi-Level Fault Injections in VHDL Descriptions: Alternative Approaches and Experiments,” J. Electronic Testing: Theory and Applications (JETTA), vol. 19, no. 5, pp. 559-575, Oct. 2003.
[2] D. Alexandrescu, L. Anghel, and M. Nicolaidis, “New Methods for Evaluating the Impact of Single Event Transients in VDSM ICs,” Proc. IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 99-107, Nov. 2002.
[3] M. Bellato, P. Bernardi, D. Bortolato, A. Candelori, M. Ceschia, A. Paccagnella, M. Rebaudengo, M. Sonza Reorda, M. Violante, and P. Zambolin, “Evaluating the Effects of SEUs Affecting the Configuration Memory of an SRAM-Based FPGA,” Proc. Design Automation and Test in Europe Conf. (DATE), pp. 584-589, Feb. 2004.
[4] M. Sonza-Reorda and M. Violante, “Accurate and Efficient Analysis of Single Event Transients in VLSI Circuits,” Proc. Ninth IEEE Int'l On-Line Testing Symp., pp. 101-105, July 2003.
[5] T. Verdel and Y. Makris, “Duplication-Based Concurrent Error Detection in Asynchronous Circuits: Shortcomings and Remedies,” Proc. 17th IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 345-353, 2002.
[6] S. Moore, R. Anderson, R. Mullins, G. Taylor, and J.J.A. Fournier, “Balanced Self-Checking Asynchronous Logic for Smart Card Applications,” Microprocessors and Microsystems, vol. 27, pp. 421-430, 2003.
[7] C. LaFrieda and R. Manohar, “Fault Detection and Isolation Techniques for Quasi Delay-Insensitive Circuits,” Proc. Int'l Conf. Dependable Systems and Networks (DSN '04), p. 41, 2004.
[8] W. Jang and A.J. Martin, “SEU-Tolerant QDI Circuits,” Proc. 11th IEEE Int'l Symp. Asynchronous Circuits and Systems, pp. 156-165, Mar. 2005.
[9] M. Renaudin, “Asynchronous Circuits and Systems: A Promising Design Alternative,” Microelectronics-Eng. J., P. Senn, M. Renaudin, and J. Boussey, eds., vol. 54, nos. 1-2, pp. 133-149, Dec. 2000.
[10] J. Sparso and S. Furber, Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic, 2001.
[11] M. Renaudin and J. Fragoso, “Asynchronous Circuits Design: An Architectural Approach,” V Escola de Microeletrônica da SBC-Sul, J.Gunzel and R. Reis, eds., Sept. 2003.
[12] A.V. Dinh Duc, J.B. Rigaud, A. Rezzag, A. Sirianni, J. Fragoso, L. Fesquet, and M. Renaudin, “TAST CAD Tools: Tutorial,” Proc. Int'l Symp. Advanced Research in Asynchronous Circuits and Systems (ASYNC '02), 2002.
[13] T.E. Williams, “Performance of Iterative Computation in Self Timed Rings,” J. VLSI Signal Processing, no. 7, pp. 17-31, Feb. 1994.
[14] NIST, Data Encryption Standard (DES), FIPS PUB 46-2, Nat'l Inst. of Standards and Technology, http://csrc.nist.gov/csrcfedstandards.html , Dec. 1993.
[15] P. Maurine, J.B. Rigaud, F. Bouesse, G. Sicard, and M. Renaudin, “Static Implementation of QDI Asynchronous Primitives,” Proc. 13th Int'l Workshop Power and Timing Modeling, Optimization, and Simulations, 2003.
[16] J.D. Waddle and D.A. Wagner, “Fault Attacks on Dual-Rail Encoded Systems,” Proc. 21st Ann. Computer Security Applications Conf. (ACSAC 2005), pp. 483-494, Dec. 2005.
[17] B. Folco, V. Bregier, L. Fesquet, and M. Renaudin, “Technology Mapping for Area Optimised Quasi Delay Insensitive Circuits,” Proc. Int'l Conf. Very Large Scale Integration (VLSI-SOC), pp. 146-151, 2005.
[18] F. Bouesse, M. Renaudin, B. Robisson, E Beigne, P.Y. Liardet, S. Prevosto, and J. Sonzogni, “DPA on Quasi Delay Insensitive Asynchronous circuits: Concrete Results,” Proc. XIX Conf. Design of Circuits and Integrated Systems Bordeaux, Nov. 2004.
[19] D.H. Habing, “The Use of Lasers to Simulate Radiation-Induced Transients in Semiconductor Devices and Circuits,” IEEE Trans. Nuclear Science, vol. 39, no. 6, pp. 1647-1653, 1992.
[20] S. Skorobogatov and R. Anderson, “Optical Fault Injection Attacks,” Proc. Workshop Cryptographic Hardware and Embedded Systems (CHES 2002), pp. 2-12, 2002.
[21] H. Bar-El, H. Choukri, D. Naccache, M. Tunstall, and C. Whelan, “The Sorcerers Apprentice Guide to Fault Attacks,” Proc. IEEE, vol. 94, no. 2, pp. 370-382, Feb. 2006.
[22] D. Lewis, P. Fouillat, V. Pouget, and H. Lapuyade, “Study of the Interaction between Heavy Ions and Integrated Circuits Using a Pulsed Laser Beam,” European Physical J. —Applied Physics, vol. 20, pp. 151-158, 2002.
[23] E. Biham and A. Shamir, “Differential Fault Analysis of Secret Key Cryptosystems,” Advances in Cryptology, Proc. CRYPTO 1997, pp.513-525, 1997.

Index Terms:
Asynchronous circuits, quasi-delay insensitive, data encryption standard, fault attacks, hardening techniques.
Citation:
Yannick Monnet, Marc Renaudin, R?gis Leveugle, "Designing Resistant Circuits against Malicious Faults Injection Using Asynchronous Logic," IEEE Transactions on Computers, vol. 55, no. 9, pp. 1104-1115, Sept. 2006, doi:10.1109/TC.2006.143
Usage of this product signifies your acceptance of the Terms of Use.