This Article 
 Bibliographic References 
 Add to: 
An Effective Visibility Culling Method Based on Cache Block
August 2006 (vol. 55 no. 8)
pp. 1024-1032
Shin-Dug Kim, IEEE Computer Society
As the complexity of 3D scenes is on the increase, the search for an effective visibility culling method has become one of the most important issues to be addressed in the design of 3D rendering processors. In this paper, we propose a new rasterization pipeline with visibility culling; the proposed architecture performs the visibility culling at an early stage of the rasterization pipeline (especially at the traversal stage) by retrieving data in a pixel cache without any significant hardware logics such as the hierarchical z{\hbox{-}}{\rm buffer}. If the data to be retrieved does not exist in the pixel cache, the proposed architecture performs a prefetch operation in order to reduce the miss penalty of the pixel cache. That is, the cache miss penalty can be reduced as the transfer of a missed cache block from the frame memory into the pixel cache can be handled simultaneously with the rasterization pipeline executions. Simulation results show that the proposed architecture can achieve a performance gain of about 32 percent compared with the conventional pretexturing architecture and about 7 percent compared to the hierarchical z{\hbox{-}}{\rm buffer} visibility scheme.

[1] N. Greene, M. Kass, and G. Miller, “Hierarchical z-Buffer Visibility,” Proc. SIGGRAPH '93, pp. 231-238, Aug. 1993.
[2] S. Morein, “ATI Radeon—HyperZ Technology,” Hot3D Session 2000 Proc. SIGGRAPH/Eurographics Workshop Computer Graphics Hardware, presentationsATIHot3D.pdf, Aug. 2000.
[3] D. Cohen-Or, Y. Chrysanthou, and C. Silva, “A Survey of Visibility for Walkthrough Applications,” IEEE Trans. Visualization and Computer Graphics, vol. 9, no. 3, pp. 412-431, July-Sept. 2003.
[4] N. Greene, “Interactive Geometric Computing Using Graphics Hardware—Visibility Culling Using Graphics Hardware,” Proc. SIGGRAPH '02 Tutorial Course #31, http://gamma.cs.unc.du/SIG02_COURSEcourse31_2002.pd f, July 2002.
[5] W.C. Park, K.W. Lee, I.S. Kim, T.D. Han, and S.B. Yang, “An Effective Pixel Rasterization Pipeline Architecture for 3D Rendering Processors,” IEEE Trans. Computers, vol. 52, no. 11, pp. 1501-1508, Nov. 2003.
[6] J.D. Foley, A. Dam, S.K. Feiner, and J.F. Hughes, Computer Graphics, Principles, and Practice, second ed. Addison-Wesley, 1990.
[7] H. Zhang, “Effective Occlusion Culling for the Interactive Display of Arbitrary Models,” PhD thesis, Dept. of Computer Science, Univ. of North Carolina-Chapel Hill, 1998.
[8] D. Bartz, M. Meißner, and T. Hüttner, “Extending Graphics Hardware for Occlusion Queries in OpenGL,” Proc. SIGGRAPH/Eurographics Workshop Graphics Hardware, pp. 97-104, Aug. 1998.
[9] J. McCormack, R. McNamara, C. Gianos, L. Seiler, N.P. Jouppi, K. Correl, T. Dutton, and J. Zurawski, “Neon: A (Big) (Fast) Single-Chip 3D Workstation Graphics Accelerator,” Research Report 98/1, Western Research Laboratory, Compaq Corp., Aug. 1998, revised July 1999.
[10] N. Scott, D. Olsen, and E. Gannett, “An Overview of the VISULIZE fx Graphics Accelerator Hardware,” The Hewlett-Packard J., pp. 28-34, 1998.
[11] M. Meißner, D. Bartz, R. Gü, and W. Strßer, “Visibility Driven Rasterization,” Computer Graphics Forum, vol. 20, no. 4, pp. 283-294, 2001.
[12] M. Woo, J. Neider, and T. Davis, OpenGL Programming Guide. Addison Wesley, 1996.
[13] M.F. Deering, S.A. Schlapp, and M.G. Lavelle, “Fbram: A New Form of Memory Optimized for 3D Graphics,” Proc. SIGGRAPH '94, pp. 167-174, 1994.
[14] H. Igehy, M. Eldridge, and K. Proudfoot, “Prefetching in a Texture Cache Architecture,” Proc. SIGGRAPH/Eurographics Workshop Graphics Hardware, pp. 133-142, Aug. 1998.
[15] M.D. Hill, J.R. Larus, A.R. Lebeck, M. Talluri, and D.A. Wood, “Wisconsin Architectural Research Tool Set,” ACM SIGGARCH Computer Architecture News, vol. 21, pp. 8-10, Sept. 1993.
[16] L. Bishop, D. Eberly, T. Whitted, M. Finch, and M. Shantz, “Designing a PC Game Engine,” IEEE Computer Graphics and Applications, vol. 18, no. 1, pp. 46-53, Jan. 1998.
[17] /, 2003.
[18] http:/, 2003.
[19] , 2003.

Index Terms:
Computer graphics, cache memories, graphics processors, visible/surface algorithms.
Moon-Hee Choi, Woo-Chan Park, Francis Neelamkavil, Tack-Don Han, Shin-Dug Kim, "An Effective Visibility Culling Method Based on Cache Block," IEEE Transactions on Computers, vol. 55, no. 8, pp. 1024-1032, Aug. 2006, doi:10.1109/TC.2006.115
Usage of this product signifies your acceptance of the Terms of Use.