This Article 
 Bibliographic References 
 Add to: 
A New Reliability-Oriented Place and Route Algorithm for SRAM-Based FPGAs
June 2006 (vol. 55 no. 6)
pp. 732-744
The very high integration levels reached by VLSI technologies for SRAM-based Field Programmable Gate Arrays (FPGAs) lead to high occurrence-rate of transient faults induced by Single Event Upsets (SEUs) in FPGAs' configuration memory. Since the configuration memory defines which circuit an SRAM-based FPGA implements, any modification induced by SEUs may dramatically change the implemented circuit. When such devices are used in safety-critical applications, fault-tolerant techniques are needed to mitigate the effects of SEUs in FPGAs' configuration memory. In this paper, we analyze the effects induced by the SEUs in the configuration memory of SRAM-based FPGAs. The reported analysis outlines that SEUs in the FPGA's configuration memory are particularly critical since they are able to escape well-known fault masking techniques such as Triple Modular Redundancy (TMR). We then present a reliability-oriented place and route algorithm that, coupled with TMR, is able to effectively mitigate the effects of the considered faults. The effectiveness of the new reliability-oriented place and route algorithm is demonstrated by extensive fault injection experiments showing that the capability of tolerating SEU effects in the FPGA's configuration memory increases up to 85 times with respect to a standard TMR design technique.

[1] M. Nikolaidis, “Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies,” Proc. IEEE 17th VLSI Test Symp., pp. 86-94, Apr. 1999.
[2] E. Normand, “Single Event Upset at Ground Level,” IEEE Trans. Nuclear Science, vol. 43, no. 6, pp. 2742-2750, Dec. 1996.
[3] M. Alderighi, A. Candelori, F. Casini, S. D'Angelo, M. Mancini, A. Paccagnella, S. Pastore, and G.R. Sechi, “Heavy Ion Effects on Configuration Logic of Virtex FPGAs,” Proc. IEEE 11th On-Line Testing Symp., pp. 49-53, 2005.
[4] P. Graham, M. Caffrey, D.E. Johnson, N. Rollins, and M. Wirthlin, “SEU Mitigation for Half-Latches in Xilinx Virtex FPGAs,” IEEE Trans. Nuclear Science, vol. 50, no. 6, pp. 2139-2146, Dec. 2003.
[5] C. Carmichael, M. Caffrey, and A. Salazar, “Correcting Single-Event Upset through Virtex Partial Reconfiguration,” Xilinx Application Notes, XAPP216, 2000.
[6] F. Lima Kanstensmidt, G. Neuberger, R. Hentschke, L. Carro, and R. Reis, “Designing Fault-Tolerant Techniques for SRAM-Based FPGAs,” IEEE Design and Test of Computers, pp. 552-562, Nov./Dec. 2004.
[7] F. Lima, L. Carro, and R. Reis, “Designing Fault Tolerant System into SRAM-Based FPGAs,” Proc. IEEE/ACM Design Automation Conf., pp. 650-655, June 2003.
[8] S. Habinc Gaisler Research, “Functional Triple Modular Redundancy (FTMR) VHDL Design Methodology for Redundancy in Combinational and Sequential Logic,”, 2002.
[9] N. Rollins, M.J. Wirthlin, M. Caffrey, and P. Graham, “Evaluating TMR Techniques in the Presence of Single Event Upsets,” Proc. Military and Aerospace Programmable Logic Design (MAPLD 2003), 2003.
[10] M. Bellato, P. Bernardi, D. Bortolato, A. Candelori, M. Cerchia, A. Paccagnella, M. Rebaudengo, M. Sonza Reorda, M. Violante, and P. Zambolin, “Evaluating the Effects of Seus Affecting the Configuration Memory of an SRAM-Based FPGA,” Proc. IEEE Design Automation and Test in Europe, pp. 188-193, 2004.
[11] M. Ceschia, M. Violante, M. Sonza Reorda, A. Paccagnella, P. Bernardi, M. Rebaudengo, D. Bortolato, M. Bellato, P. Zambolin, and A. Candelori, “Identification and Classification of Single-Event Upsets in the Configuration Memory of SRAM-Based FPGAs,” IEEE Trans. Nuclear Science, vol. 50, no. 6, pp. 2088-2094, Dec. 2003.
[12] P. Bernardi, M. Sonza Reorda, L. Sterpone, and M. Violante, “On the Evaluation of Seus Sensitiveness in SRAM-Based FPGAs,” Proc. IEEE 10th On-Line Testing Symp., pp. 115-120, 2004.
[13] F. Lima Kanstensmidt, L. Sterpone, L. Carro, and M. Sonza Reorda, “On the Optimal Design of Triple Modular Redundancy Logic for SRAM-Based FPGAs,” Proc. IEEE Design, Automation and Test in Europe, pp. 1290-1295, 2005.
[14] C. Carmichael, “Triple Module Redundancy Design Techniques for Virtex FPGAs,” Xilinx Application Notes, XAPP197, 2001.
[15] P. Brinkley, A. Carmichael, and C. Carmichael, “SEU Mitigation Design Techniques for XQR4000XL,” Xilinx Application Notes, XAPP181, 2000.
[16] P.K. Samudrala, J. Ramos, and S. Katkoori, “Selective Triple Modular Redundancy (STMR) Based Single-Event Upset (SEU) Tolerant Synthesis for FPGAs,” IEEE Trans. Nuclear Science, vol. 51, no. 5, Oct. 2004.
[17] S. Brown, “FPGA Architecture Research: A Survey,” IEEE Design and Test of Computers, pp. 9-15, Nov./Dec. 1996.
[18] J. Rose, A. El Gamal, and A. Sangiovanni-Vincetelli, “Architecture of Field-Programmable Gate Arrays,” Proc. IEEE, vol. 81, no. 7, pp. 1013-1029, July 1993.
[19] C. Stroud, J. Nall, M. Lashinsky, and M. Abramovici, “BIST-Based Diagnosis of FPGA Interconnect,” Proc. Int'l Test Conf., pp. 618-627, 2002.
[20] Y.W. Chang, D.F. Wong, and C.K. Wong, “Universal Switch Modules for FPGA Design,” ACM Trans. Design Automation of Electronic Systems, pp. 80-101, Jan. 1996.
[21] T.P. Ma and P.V. Dressendorfer, Ionizing Radiation Effects in MOS Devices and Circuits. Wiley, 1989.
[22] J.L. Barth, C.S. Dyer, and E.G. Stassinopoulos, “Space, Atmospheric, and Terrestrial Radiation Environments,” IEEE Trans. Nuclear Science, vol. 50, no. 3, pp. 466-482, June 2003.
[23] M. Ceschia, A. Paccagnella, S.-C. Lee, C. Wan, M. Bellato, M. Menichelli, A. Papi, A. Kaminski, and J. Wyss, “Ion Beam Testing of ALTERA APEX FPGAs,” NSREC 2002 Radiation Effects Data Workshop Record, July 2002.
[24] R. Katz, K. LaBel, J.J. Wang, B. Cronquist, R. Koga, S. Penzin, and G. Swift, “Radiation Effects on Current Field Programmable Technologies,” IEEE Trans. Nuclear Science, vol. 44, no. 6, pp. 1945-1956, Dec. 1997.
[25] M. Wirthlin, E. Johnson, N. Rollins, M. Caffrey, and P. Graham, “The Reliability of FPGA Circuit Designs in the Presence of Radiation Induced Configuration Upsets,” Proc. 11th Ann. IEEE Symp. Field-Programmable Custom Computing Machines, pp. 133-142, 2003.
[26] E. Fuller, M. Caffrey, A. Salazar, C. Carmichael, and J. Fabula, “Radiation Tesing Update, SEU Mitigation and Availability Analysis of the Virtex FPGA for Space Re-Configurable Computing,” Proc. IEEE Nuclear and Space Radiation Effects Conf., July 2000.
[27] M. Bellato, M. Ceschia, M. Menichelli, A. Papi, J. Wyss, and A. Paccagnella, “Ion Beam Testing of SRAM-Based FPGA's,” Proc. IEEE Radiation Effects Data Workshop, July 2002.
[28] M. Alderighi, F. Casini, S. D'Angelo, F. Faure, M. Mancini, S. Pastore, G.R. Sechi, and R. Velazco, “Radiation Test Methodology of SRAM-Based FPGAs by Using THESIC+,” Proc. IEEE Ninth On-Line Testing Symp., p. 162, 2003.
[29] V. Betz and J. Rose, “Directional Bias and Non-Uniformity in FPGA Global Routing Architectures,” Proc. Int'l Conf. Computer-Aided Design (ICCAD), pp. 652-659, 1996.
[30] C. Ebeling, L. McMurchie, S.A. Hauck, and S. Burns, “Placement and Routing Tools for the Triptych FPGA,” IEEE Trans. Very Large Scale Integration, pp. 473-482, Dec. 1995.
[31] C.Y. Lee, “An Algorithm for Path Connections and Its Application,” IRE Trans. Electronic Computers, vol. 10, pp. 346-365, Sept. 1961.
[32] Xilinx Inc., “Spartan-II 2.5 V FPGA Family: Introduction and Ordering Information,” Xilinx Product Specification Datasheets, 2003.

Index Terms:
FPGA, transient fault injection, reliability, place and route.
Luca Sterpone, Massimo Violante, "A New Reliability-Oriented Place and Route Algorithm for SRAM-Based FPGAs," IEEE Transactions on Computers, vol. 55, no. 6, pp. 732-744, June 2006, doi:10.1109/TC.2006.82
Usage of this product signifies your acceptance of the Terms of Use.