This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Optimizing the Length of Checking Sequences
May 2006 (vol. 55 no. 5)
pp. 618-629
Hasan Ural, IEEE Computer Society
A checking sequence, generated from a finite state machine, is a test sequence that is guaranteed to lead to a failure if the system under test is faulty and has no more states than the specification. The problem of generating a checking sequence for a finite state machine M is simplified if M has a distinguishing sequence: an input sequence \bar{D} with the property that the output sequence produced by M in response to \bar{D} is different for the different states of M. Previous work has shown that, where a distinguishing sequence is known, an efficient checking sequence can be produced from the elements of a set A of sequences that verify the distinguishing sequence used and the elements of a set \Upsilon of subsequences that test the individual transitions by following each transition t by the distinguishing sequence that verifies the final state of t. In this previous work, A is a predefined set and \Upsilon is defined in terms of A. The checking sequence is produced by connecting the elements of \Upsilon and A to form a single sequence, using a predefined acyclic set E_c of transitions. An optimization algorithm is used in order to produce the shortest such checking sequence that can be generated on the basis of the given A and E_c. However, this previous work did not state how the sets A and E_c should be chosen. This paper investigates the problem of finding appropriate A and E_c to be used in checking sequence generation. We show how a set A may be chosen so that it minimizes the sum of the lengths of the sequences to be combined. Further, we show that the optimization step, in the checking sequence generation algorithm, may be adapted so that it generates the optimal E_c. Experiments are used to evaluate the proposed method.

[1] A.V. Aho, A.T. Dahbura, D. Lee, and M.U. Uyar, “An Optimization Technique for Protocol Conformance Test Generation Based on UIO Sequences and Rural Chinese Postman Tours,” Proc. Protocol Specification, Testing, and Verification VIII, pp. 75-86, 1988.
[2] B. Broekman and E. Notenboom, Testing Embedded Software. London: Addison-Wesley, 2003.
[3] T.S. Chow, “Testing Software Design Modelled by Finite State Machines,” IEEE Trans. Software Eng., vol. 4, pp. 178-187, 1978.
[4] M.R. Garey and D.S. Johnson, Computers and Intractability. New York: W.H. Freeman and Company, 1979.
[5] A. Gibbons, Algorithmic Graph Theory. Cambridge Univ. Press, 1985.
[6] G. Gonenc, “A Method for the Design of Fault Detection Experiments,” IEEE Trans. Computers, vol. 19, pp. 551-558, 1970.
[7] F.C. Hennie, “Fault-Detecting Experiments for Sequential Circuits,” Proc. Fifth Ann. Symp. Switching Circuit Theory and Logical Design, pp. 95-110, Nov. 1964.
[8] R.M. Hierons, “Adaptive Testing of a Deterministic Implementation against a Nondetermistic Finite State Machine,” The Computer J., vol. 41, no. 5, pp. 349-355, 1998.
[9] R.M. Hierons, “Generating Candidates when Testing a Deterministic Implementation against a Non-Deterministic Finite State Machine,” The Computer J., vol. 46, no. 3, pp. 307-318, 2003.
[10] R.M. Hierons, “Minimizing the Number of Resets when Testing from a Finite State Machine,” Information Processing Letters, vol. 90, no. 6, pp. 287-292, 2004.
[11] R.M. Hierons, “Testing from a Non-Deterministic Finite State Machine Using Adaptive State Counting,” IEEE Trans. Computers, vol. 53, no. 10, pp. 1330-1342, Oct. 2004.
[12] R.M. Hierons and H. Ural, “Reduced Length Checking Sequences,” IEEE Trans. Computers, vol. 51, no. 9, pp. 1111-1117, Sept. 2002.
[13] M. Holcombe and F. Ipate, Correct Systems: Building a Business Process Solution. Springer-Verlag, 1998.
[14] ITU-T, Recommendation Z.500 Framework on Formal Methods in Conformance Testing. Int'l Telecomm. Union, Geneva, 1997.
[15] I. Kohavi and Z. Kohavi, “Variable-Length Distinguishing Sequences and Their Application to the Design of Fault-Detection Experiments,” IEEE Trans. Computers, vol. 17, no. 8, pp. 792-795, Aug. 1968.
[16] Z. Kohavi, Switching and Finite State Automata Theory. New York: McGraw-Hill, 1978.
[17] G. Luo, A. Das, and G. v. Bochmann, “Generating Tests for Control Portion of SDL Specifications,” Proc. Protocol Test Systems VI, pp. 51-66, 1994.
[18] G. Luo, A. Petrenko, and G. v. Bochmann, “Selecting Test Sequences for Partially-Specified Nondeterministic Finite State Machines,” Proc. Seventh IFIP Workshop Protocol Test Systems, pp. 95-110, Nov. 1994.
[19] G.L. Luo, G. v. Bochmann, and A. Petrenko, “Test Selection Based on Communicating Nondeterministic Finite-State Machines Using a Generalized Wp-Method,” IEEE Trans. Software Eng., vol. 20, no. 2, pp. 149-161, Feb. 1994.
[20] E.P. Moore, “Gedanken-Experiments,” Automata Studies, C. Shannon and J. McCarthy, eds., Princeton Univ. Press, 1956.
[21] A. Petrenko, S. Boroday, and R. Groz, “Confirming Configurations in EFSM Testing,” IEEE Trans. Software Eng., vol. 30, no. 1, pp. 29-42, Jan. 2004.
[22] I. Pomeranz and S.M. Reddy, “Test Generation for Multiple State-Table Faults in Finite-State Machines,” IEEE Trans. Computers, vol. 46, no. 7, pp. 783-794, July 1997.
[23] Q.M. Tan, A. Petrenko, and G. v. Bochmann, “Modeling Basic LOTOS by FSMs for Conformance Testing,” Proc. IFIP Protocol Specification, Testing, and Verification XV, pp. 137-152, 1995.
[24] A.S. Tanenbaum, Computer Networks, third ed. Prentice Hall Int'l Editions, 1996.
[25] H. Ural, K. Saleh, and A. Williams, “Test Generation Based on Control and Data Dependencies within System Specifications in SDL,” Computer Comm., vol. 23, pp. 609-627, 2000.
[26] H. Ural, X. Wu, and F. Zhang, “On Minimizing the Lengths of Checking Sequences,” IEEE Trans. Computers, vol. 46, no. 1, pp. 93-99, 1997.
[27] G. v. Bochmann, A. Petrenko, O. Bellal, and S. Maguiraga, “Automating the Process of Test Derivation from SDL Specifications,” Proc. SDL Forum '97, 1997.
[28] S.T. Vuong, W.W.L. Chan, and M.R. Ito, “The UIOv-Method for Protocol Test Sequence Generation,” Proc. Second Int'l Workshop Protocol Test Systems, 1989.
[29] M. Yao, A. Petrenko, and G. v. Bochmann, “Conformance Testing of Protocol Machines without Reset,” Proc. Protocol Specification, Testing and Verification XIII (C-16), pp. 241-256, 1993.
[30] N.V. Yevtushenko, A.V. Lebedev, and A.F. Petrenko, “On Checking Experiments with Nondeterministic Automata,” Automatic Control and Computer Sciences, vol. 6, pp. 81-85, 1991.

Index Terms:
Finite state machine, checking sequence, test minimization, distinguishing sequence.
Citation:
Rob M. Hierons, Hasan Ural, "Optimizing the Length of Checking Sequences," IEEE Transactions on Computers, vol. 55, no. 5, pp. 618-629, May 2006, doi:10.1109/TC.2006.80
Usage of this product signifies your acceptance of the Terms of Use.