This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
On Generating Tests that Avoid the Detection of Redundant Faults in Synchronous Sequential Circuits with Full Scan
April 2006 (vol. 55 no. 4)
pp. 491-495
Design-for-testability (DFT) techniques used for synchronous sequential circuits allow redundant faults, which do not affect the functional operation of the circuit, to be detected after DFT insertion. Detecting such faults can cause a chip that operates correctly to be discarded as faulty. A solution proposed earlier was to mask output values where redundant faults are detected in the circuit with DFT, without masking other faults, which should continue to be detected. We investigate a complementary issue of generating test sets that require as little masking as possible. Our goal is to generate a test set that does not detect any redundant faults (or detects as few redundant faults as possible), such that no output values (or as few output values as possible) would have to be masked. We discuss the relationship of this problem to fault dominance. We then describe a specific procedure based on test selection for deriving test sets that detect as few redundant faults as possible while detecting all the other detectable faults.

[1] M.J.Y. Williams and J.B. Angell, “Enhancing Testability of Large Scale Integrated Circuits via Test Points and Additional Logic,” IEEE Trans. Computers, vol. 22, pp. 46-60, 1973.
[2] S.M. Reddy and R. Dandapani, “Scan Design Using Standard Flip-Flops,” IEEE Design and Test, pp. 52-54, Feb. 1987.
[3] M. Abramovici, P.S. Parikh, B. Mathew, and D.G. Saab, “On Selecting Flip-Flops for Partial Reset,” Proc. Int'l Test Conf., pp. 1008-1012, 1993.
[4] V. Chickermane, E.M. Rudnick, P. Banerjee, and J.H. Patel, “Non-Scan Design-for-Testability Techniques for Sequential Circuits,” Proc. 30th Design Automation Conf., pp. 236-241, June 1993.
[5] D.K. Das and B.B. Bhattacharya, “Testable Design of Non-Scan Sequential Circuits Using Extra Logic,” Proc. Asian Test Symp., pp. 176-182, Nov. 1995.
[6] X. Dong, X. Yi, and H. Fujiwara, “Non-Scan Design for Testability for Synchronous Sequential Circuits Based on Conflict Analysis,” Proc. Int'l Test Conf., pp. 520-529, 2000.
[7] H. Fujiwara, “A New Class of Sequential Circuits with Combinational Test Generation Complexity,” IEEE Trans. Computers, pp. 895-905, Sept. 2000.
[8] M. Abramovici, Y. Xu, and E.M. Rudnick, “Low-Cost Sequential ATPG with Clock-Control DFT,” Proc. 39th Design Automation Conf., pp. 243-248, June 2002.
[9] I. Pomeranz and S.M. Reddy, “Classification of Faults in Synchronous Sequential Circuits,” IEEE Trans. Computers, vol. 42, no. 9, pp. 1066-1077, Sept. 1993.
[10] J. Rearick, “Too Much Delay Fault Coverage Is a Bad Thing,” Proc. Int'l Test Conf., pp. 624-633, Oct. 2001.
[11] V.D. Agrawal and S.T. Chakradhar, “Combinational ATPG Theorems for Identifying Untestable Faults in Sequential Circuits,” Proc. 1993 European Test Conf., pp. 249-253, 1993.
[12] I. Pomeranz and S.M. Reddy, “On Identifying Undetectable and Redundant Faults in Synchronous Sequential Circuits,” Proc. 12th VLSI Test Symp., pp. 8-14, Apr. 1994.
[13] M. Iyer and M. Abramovici, “FIRE: A Fault-Independent Combinational Redundancy Identification Algorithm,” IEEE Trans. VLSI Systems, pp. 295-301, June 1996.
[14] X. Lin, I. Pomeranz, and S.M. Reddy, “On Finding Undetectable and Redundant Faults in Synchronous Sequential Circuits,” Proc. Int'l Conf. Computer Design, pp. 498-503, Oct. 1998.
[15] D. Brand and V.S. Iyengar, “Identification of Redundant Delay Faults,” IEEE Trans. Computer-Aided Design, pp. 553-565, May 1994.
[16] K.-T. Cheng, “Transition Fault Testing for Sequential Circuits,” IEEE Trans. Computer-Aided Design, pp. 1971-1983, Dec. 1993.
[17] G. Chen, S.M. Reddy, and I. Pomeranz, “Procedures for Identifying Untestable and Redundant Transition Faults in Synchronous Sequential Circuits,” Proc. Int'l Conf. Computer Design, pp. 36-41, Oct. 2003.
[18] I. Pomeranz and S.M. Reddy, “On Application of Output Masking to Undetectable Faults in Synchronous Sequential Circuits with Design-for-Testability Logic,” Proc. Int'l Conf. Computer-Aided Design, pp. 867-872, Nov. 2003.
[19] M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design. IEEE Press, 1990.

Index Terms:
Design-for-testability, fault dominance, full-scan, overtesting, redundant faults, synchronous sequential circuits, test generation.
Citation:
Irith Pomeranz, Sudhakar M. Reddy, "On Generating Tests that Avoid the Detection of Redundant Faults in Synchronous Sequential Circuits with Full Scan," IEEE Transactions on Computers, vol. 55, no. 4, pp. 491-495, April 2006, doi:10.1109/TC.2006.57
Usage of this product signifies your acceptance of the Terms of Use.