This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Simulation of Computer Architectures: Simulators, Benchmarks, Methodologies, and Recommendations
March 2006 (vol. 55 no. 3)
pp. 268-280
Simulators have become an integral part of the computer architecture research and design process. Since they have the advantages of cost, time, and flexibility, architects use them to guide design space exploration and to quantify the efficacy of an enhancement. However, long simulation times and poor accuracy limit their effectiveness. To reduce the simulation time, architects have proposed several techniques that increase the simulation speed or throughput. To increase the accuracy, architects try to minimize the amount of error in their simulators and have proposed adding statistical rigor to their simulation methodology. Since a wide range of approaches exist and since many of them overlap, this paper describes, classifies, and compares them to aid the computer architect in selecting the most appropriate one.

[1] http://www.futuremark.com/products3dmark05 , 2006.
[2] A. Alameldeen, M. Martin, C. Mauer, K. Moore, M. Xu, D. Sorin, M. Hill, and D. Wood, “Simulating a $2M Commercial Server on a $2K PC,” Computer, vol. 36, no. 2, pp. 50-57, Feb. 2003.
[3] A. Alameldeen and D. Wood, “Variability in Architectural Simulations of Multi-threaded Workloads,” Proc. Int'l Symp. High Performance Computer Architecture, 2003.
[4] K. Albayraktaroglu, A. Jaleel, X. Wu, M. Franklin, B. Jacob, C. Tseng, and D. Yeung, “BioBench: A Benchmark Suite of Bioinformatics Applications,” Proc. Int'l Symp. Performance Analysis of Systems and Software, 2005.
[5] http://www.llnl.gov/asci_benchmarks/asci asci_code_list.html, 2006.
[6] T. Austin, E. Larson, and D. Ernst, “SimpleScalar: An Infrastructure for Computer System Modeling,” Computer, vol. 35, no. 2, pp. 59-67, Feb. 2002.
[7] K. Barr, H. Pan, M. Zhang, and K. Asanovic, “Accelerating Multiprocessor Simulation with a Memory Timestamp Record,” Proc. Int'l Symp. Performance Analysis of Systems and Software, 2005.
[8] R. Bedichek, “Talisman: Fast and Accurate Multicomputer Simulation,” Proc. Joint Int'l Conf. Measurement and Modeling of Computer Systems, 1995.
[9] B. Black and J. Shen, “Calibration of Microprocessor Performance Models,” Computer, vol. 31, no. 5, pp. 59-65, May 1998.
[10] P. Bose and T. Conte, “Performance Analysis and Its Impact on Design,” Computer, vol. 31 , no. 5, pp. 41-49, May 1998.
[11] P. Bose, T. Conte, and T. Austin, “Challenges in Processor Modeling and Validation,” IEEE Micro, vol. 19, no. 3, May/June 1999.
[12] D. Brooks, V. Tiwari, and M. Martonosi, “Wattch: A Framework for Architectural-Level Power Analysis and Optimizations,” Proc. Int'l Symp. Computer Architecture, 2000.
[13] D. Brooks, P. Bose, V. Srinivasan, M. Gschwind, P. Emma, and M. Rosenfield, “New Methodology for Early-Stage, Microarchitecture-Level Power-Performance Analysis of Microprocessors,” IBM J. Research and Development, vol. 47, nos. 5/6, pp. 653-670, Sept. 2003.
[14] H. Cain, K. Lepak, B. Schwartz, and M. Lipasti, “Precise and Accurate Processor Simulation,” Proc. Workshop Computer Architecture Evaluation Using Commercial Workloads, 2002.
[15] J. Chen, M. Dubois, and P. Stenstrom, “Integrating Complete-System and User-Level Performance/Power Simulators: The SimWattch Approach,” Proc. Int'l Symp. Performance Analysis of Systems and Software, 2003.
[16] S. Chen, “Direct SMARTS: Accelerating Microarchitectural Simulation through Direct Execution,” master's thesis, Carnegie Mellon Univ., 2004.
[17] M. Chidester and A. George, “Parallel Simulation of Chip-Multiprocessor Architectures,” ACM Trans. Modeling and Computer Simulation, vol. 12, no. 3, pp. 176-200, July 2002.
[18] D. Citron, “MisSPECulation: Partial and Misleading Use of SPEC CPU2000 in Computer Architecture Conferences,” Panel Discussion at Int'l Symp. Computer Architecture, 2003.
[19] T. Conte, M. Hirsch, and K. Menezes, “Reducing State Loss for Effective Trace Sampling of Superscalar Processors,” Proc. Int'l Conf. Computer Design, 1996.
[20] T. Conte, M. Hirsch, and W. Hwu, “Combining Trace Sampling with Single Pass Methods for Efficient Cache Simulation,” IEEE Trans. Computers, vol. 47 , no. 6, pp. 714-720, June 1998.
[21] P. Crowley and J. Baer, “Trace Sampling for Desktop Applications on Windows NT,” Proc. Workshop Workload Characterization, 1998.
[22] P. Crowley and J. Baer, “On the Use of Trace Sampling for Architectural Studies of Desktop Applications,” Proc. Joint Int'l Conf. Measurement and Modeling of Computer Systems, 1999.
[23] H. Davis, S. Goldschmidt, and J. Hennessy, “Multiprocessor Simulation and Tracing Using Tango,” Proc. Int'l Conf. Parallel Processing, 1991.
[24] R. Desikan, D. Burger, and S. Keckler, “Measuring Experimental Error in Microprocessor Simulation,” Proc. Int'l Symp. Computer Architecture, 2001.
[25] R. Desikan, D. Burger, S. Keckler, L. Cruz, F. Latorre, A. González, and M. Valero, “Errata On: Measuring Experimental Error in Microprocessor Simulation,” Computer Architecture News, vol. 30, no. 1, Mar. 2002.
[26] M. Durbhakula, V. Pai, and S. Adve, “Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors,” Proc. Int'l Symp. High Performance Computer Architecture, 1999.
[27] L. Eeckhout, H. Vandierendonck, and K. De Bosschere, “How Input Data Sets Change Program Behaviour,” Proc. Workshop Computer Architecture Evaluation Using Commercial Workloads, 2002.
[28] L. Eeckhout, H. Vandierendonck, and K. De Bosschere, “Workload Design: Selecting Representative Program-Input Pairs,” Proc. Int'l Conf. Parallel Architectures and Compilation Techniques, 2002.
[29] L. Eeckhout, H. Vandierendonck, and K. De Bosschere, “Designing Computer Architecture Workloads,” Computer, vol. 36, no. 2, pp. 65-71, Feb. 2003.
[30] L. Eeckhout, S. Eyerman, B. Callens, and K. De Bosschere, “Accurately Warmed-Up Trace Samples for the Evaluation of Cache Memories,” Proc. High Performance Computing Symp., 2003.
[31] L. Eeckhout and K. De Bosschere, “Efficient Simulation of Trace Samples on Parallel Machines,” Parallel Computing, vol. 30, no. 3, pp. 317-335, Mar. 2004.
[32] L. Eeckhout and K. De Bosschere, “Speeding Up Architectural Simulations for High Performance Processors,” SIMULATION: Trans. Soc. Modeling and Simulation Int'l, vol. 80, no. 9, pp. 451-468, 2004.
[33] http:/www.eembc.org, 2006.
[34] M. Ekman and P. Stenstrom, “Enhancing Multiprocessor Architecture Simulation Speed Using Matched-Pair Comparison,” Proc. Int'l Symp. Performance Analysis of Systems and Software, 2005.
[35] J. Emer, P. Ahuja, E. Borch, A. Klauser, C. Luk, S. Manne, S. Mukherjee, H. Patil, S. Wallace, N. Binkert, R. Espasa, and T. Juan, “Asim: A Performance Model Framework,” Computer, vol. 35, no. 2, pp. 68-76, Feb. 2002.
[36] B. Falsafi and D. Wood, “Modeling Cost/Performance of a Parallel Computer Simulator,” ACM Trans. Modeling and Computer Simulation, vol. 7, no. 1, pp. 104-130, Jan. 1997.
[37] http://www.cs.wisc.edugems, 2006.
[38] J. Gibson, R. Kunz, D. Ofelt, M. Horowitz, J. Hennessy, and M. Heinrich, “FLASH vs. (Simulated) FLASH: Closing the Simulation Loop,” Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems, 2000.
[39] S. Girbal, G. Mouchard, A. Cohen, and O. Temam, “DiST A Simple, Reliable, and Scalable Method to Significantly Reduce Processor Architecture Simulation Time,” Proc. Joint Int'l Conf. Measurement and Modeling of Computer Systems, 2003.
[40] I. Gómez, L. Pifiuel, M. Prieto, and F. Tirado, “Analysis of Simulation-Adapted SPEC 2000 Benchmarks,” Computer Architecture News, vol. 30, no. 4, pp. 4-10, Sept. 2002.
[41] J.L. Gustafson and Q.O. Snell, “HINT: A New Way to Measure Computer Performance,” Proc. Hawaii Int'l Conf. System Sciences, 1995.
[42] M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown, “MiBench: A Free, Commercially Representative Embedded Benchmark Suite,” Proc. Workshop Workload Characterization, 2001.
[43] J. Haskins Jr. and K. Skadron, “Minimal Subset Evaluation: Rapid Warm-up for Simulated Hardware State,” Proc. Int'l Conf. Computer Design, 2001.
[44] J. Haskins Jr. and K. Skadron, “Memory Reference Reuse Latency: Accelerated Sampled Microarchitecture Simulation,” Proc. Int'l Symp. Performance Analysis of Systems and Software, 2003.
[45] J. Henning, “SPEC CPU2000: Measuring CPU Performance in the New Millennium,” Computer, vol. 33, no. 7, pp. 28-35, July 2000.
[46] C. Hughes, V. Pai, P. Ranganathan, and S. Adve, “Rsim: Simulating Shared-Memory Multiprocessors with ILP Processors,” Computer, vol. 35, no. 2, pp. 40-49, Feb. 2002.
[47] V. Iyengar, L. Trevillyan, and P. Bose, “Representative Traces for Processor Models with Infinite Cache,” Proc. Int'l Symp. High-Performance Computer Architecture, 1996.
[48] http://www.epcc.ed.ac.uk/javagrandeindex_1.html , 2006.
[49] L. Kurian John, “Benchmarks,” (draft) Modern Simulation and Analysis Techniques, L. Kurian John and L. Eeckhout, eds., CRC Press, to be published.
[50] L. Kurian John, “Performance Modeling and Measurement Techniques,” (draft) Modern Simulation and Analysis Techniques, L. Kurian John and L. Eeckhout, eds., CRC Press, to be published.
[51] R. Kessler, M. Hill, and D. Wood, “A Comparison of Trace-Sampling Techniques for Multi-Megabyte Caches,” IEEE Trans. Computers, vol. 43, no. 6, pp. 664-675, June 1994.
[52] H. Khalid, “Validating Trace-Driven Microarchitectural Simulations,” IEEE Micro, vol. 20, no. 6, pp. 76-82, Nov./Dec. 2000.
[53] A. KleinOsowski and D. Lilja, “MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research,” Computer Architecture Letters, vol. 1, June 2002.
[54] V. Kirshnan and J. Torrellas, “A Direct-Execution Framework for Fast and Accurate Simulation of Superscalar Processor,” Proc. Int'l Conf. Parallel Architectures and Compilation Techniques, 1998.
[55] T. Lafage and A. Seznec, “Choosing Representative Slices of Program Execution for Microarchitecture Simulations: A Preliminary Application to the Data Stream,” Proc. Workshop Workload Characterization, 2000.
[56] S. Laha, J. Patel, and R. Iyer, “Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems,” IEEE Trans. Computers, vol. 37, no. 11, pp. 1325-1336, Nov. 1988.
[57] E. Larson, S. Chatterjee, and T. Austin, “MASE: A Novel Infrastructure for Detailed Microarchitectural Modeling,” Proc. Int'l Symp. Performance Analysis of Systems and Software, 2001.
[58] J. Lau, S. Schoenmackers, and B. Calder, “Structures for Phase Classification,” Proc. Int'l Symp. Performance Analysis of Systems and Software, 2004.
[59] J. Lau, E. Perelman, G. Hamerly, T. Sherwood, and B. Calder, “Motivation for Variable Length Intervals and Hierarchical Phase Behavior,” Proc. Int'l Symp. Performance Analysis of Systems and Software, 2005.
[60] G. Lauterbach, “Accelerating Architectural Simulation by Parallel Execution of Trace Samples,” Sun Microsystems Laboratory Technical Report TR-93-22, 1993.
[61] B. Lee and L. Kurian John, “NpBench: A Benchmark Suite for Control Plane and Data Plane Applications for Network Processors,” Proc. Int'l Conf. Computer Design, 2003.
[62] C. Lee, M. Potkonjak, and W. Mangione-Smith, “MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communication Systems,” Proc. Int'l Symp. Microarchitecture, 1997.
[63] D. Lilja, Measuring Computer Performance: A Practitioner's Guide. Cambridge Univ. Press, 2000.
[64] W. Liu and M. Huang, “EXPERT: Expedited Simulation Exploiting Program Behavior Repetition,” Proc. Int'l Conf. Supercomputing, 2004.
[65] http://www.bitmover.com/lmlmbench, 2006.
[66] Y. Luo and L. Kurian John, “Efficiently Evaluating Speedup Using Sampled Processor Simulation,” Computer Architecture Letters, vol. 3, Sept. 2004.
[67] Y. Luo, L. Kurian John, and L. Eeckhout, “Self-Monitored Adaptive Cache Warm-Up for Microprocessor Simulation,” Proc. Symp. Computer Architecture and High Performance Computing, 2004.
[68] http:/m5.eecs.umich.edu, 2006.
[69] P. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Halberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner, “Simics: A Full System Simulation Platform,” Computer, vol. 35, no. 2, pp. 50-58, Feb. 2002.
[70] N. Manjikian, “Multiprocessor Enhancements of the SimpleScalar Tool Set,” Computer Architecture News, vol. 29, no. 1, pp. 8-15, Mar. 2001.
[71] M. Martin, D. Sorin, B. Beckmann, M. Marty, M. Xu, A. Alameldeen, K. Moore, M. Hill, and D. Wood, “Multifacet's General Execution-Driven Multiprocessor Simulator (GEMS) Toolset,” Computer Architecture News, submitted.
[72] J. Mathew, P. Coddington, and K. Hawick, “Analysis and Development of the Java Grande Benchmarks,” Proc. Java Grande Conf., 1999.
[73] C. Mauer, M. Hill, and D. Wood, “Full-System Timing-First Simulation,” Proc. SIGMETRICS, 2002.
[74] G. Memik, W. Mangione-Smith, and W. Hu, “NetBench: A Benchmarking Suite for Network Processors,” Proc. Int'l Conf. Computer Aided Design, 2001.
[75] G. Memik, W. Mangione-Smith, and W. Hu, “NetBench: A Benchmarking Suite for Network Processors,” Proc. Int'l Conf. Computer-Aided Design (ICCAD), 2001.
[76] P. Mishra, N. Dutt, and A. Nicolau, “Functional Abstraction Design Space Exploration of Heterogeneous Programmable Architectures,” Proc. Int'l Symp. System Synthesis, 2001.
[77] M. Moudgill, “Techniques for Fast Simulation of Associative Cache Directories,” IBM Research Report RC21038, 1997.
[78] M. Moudgill, “Techniques for Implementing Fast Processor Simulators,” Proc. Ann. Simulation Symp., 1998.
[79] M. Moudgill, P. Bose, and J. Moreno, “Validation of Turandot, a Fast Processor Model for Microarchitecture Exploration,” Proc. Int'l Performance, Computing, and Comm. Conf., 1999.
[80] S. Murkerjee, S. Reinhardt, B. Falsafi, M. Litzkow, S. Huss-Lederman, M. Hill, J. Larus, and D. Wood, “Fast and Portable Parallel Architecture Simulators: Wisconsin Wind Tunnel II,” IEEE Concurrency, vol. 8, no. 4, pp. 12-20, Oct.-Dec. 2000.
[81] http://www.nas.nasa.gov/SoftwareNPB, 2006.
[82] A. Nguyen, M. Michael, A. Sharma, and J. Torrellas, “The Augmint Multiprocessor Simulation Toolkit for Intel x86 Architectures,” Proc. Int'l Conf. Computer Design, 1996.
[83] A. Nguyen, P. Bose, K. Ekanadham, A. Nanda, and M. Michael, “Accuracy and Speed-Up of Parallel Trace-Driven Architectural Simulation,” Proc. Int'l Parallel Processing Symp., 1997.
[84] S. Pees, A. Hoffmann, V. Zivojnovic, and H. Meyr, “LISA— Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures,” Proc. Design Automation Conf., 1999.
[85] D. Penry and D. August, “Optimizations for a Simulator Construction System Supporting Reusable Components,” Proc. Design Automation Conf., 2003.
[86] E. Perelman, G. Hamerly, and B. Calder, “Picking Statistically Valid and Early Simulation Points,” Proc. Int'l Conf. Parallel Architectures and Compilation Techniques, 2003.
[87] D. Perez, G. Mouchard, and O. Temam, “MicroLib: A Case for Quantitative Comparison of Microarchitecture Mechanisms,” Proc. Int'l Symp. Microarchitecture, 2004.
[88] A. Phansalkar, A. Joshi, L. Eeckhout, and L. John, “Measuring Program Similarity: Experiments with SPEC CPU Benchmark Suites,” Proc. Int'l Symp. Performance Analysis of Systems and Software, 2005.
[89] D. Poulsen and P. Yew, “Execution-Driven Tools for Parallel Simulation of Parallel Architectures and Applications,” Proc. Supercomputing, 1993.
[90] http://www.eecs.umich.edupanalyzer, 2006.
[91] http://eda.ee.ucla.eduPowerImpact, 2006.
[92] J. Ringenberg, C. Pelosi, D. Oehmke, and T. Mudge, “Intrinistic Checkpointing: A Methodology for Decreasing Simulation Time through Binary Modification,” Proc. Int'l Symp. Performance Analysis of Systems and Software, 2005.
[93] M. Rosenblum, S. Herrod, E. Witchel, and A. Gupta, “Complete Computer Simulation: The SimOS Approach,” Parallel and Distributed Technology, vol. 3, no. 4, pp. 35-43, Winter 1995.
[94] M. Rosenblum, E. Bugnion, S. Devine, and S. Herrod, “Using the SimOS Machine Simulator to Study Complex Computer Systems,” Trans. Modeling and Computer Simulation, vol. 7, no. 1, pp. 78-103, Jan. 1997.
[95] http://rsim.cs.uiuc.edudistribution, 2006.
[96] E. Schnarr and J. Larus, “Fast Out-of-Order Processor Simulation Using Memoization,” Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems, 1998.
[97] http://math.nist.govscimark2, 2006.
[98] H. Shafi, P. Bohrer, J. Phelan, C. Rusu, and J. Peterson, “Design and Validation of a Performance and Power Simulator for PowerPC Systems,” IBM J. Research and Development, vol. 47, nos. 5/6, pp. 641-651, Sept./Nov. 2003.
[99] T. Sherwood, E. Perelman, and B. Calder, “”Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications,” Proc. Int'l Conf. Parallel Architectures and Compilation Techniques, 2001.
[100] T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, “Automatically Characterizing Large Scale Program Behavior,” Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems, 2002.
[101] http://research.compaq.com/wrl/projects/ SimOSSimOs.html, 2004.
[102] http://www.research.ibm.com/arl/projects SimOSppc.html, 2006.
[103] J. Singh, W. Weber, and A. Gupta, “SPLASH: The Stanford ParalleL Application for SHared Memory,” Computer Architecture News, vol. 20, no. 1, pp. 5-44, 1992.
[104] K. Skadron, P. Ahuja, M. Martonosi, and D. Clark, “Branch Prediction, Instruction-Window Size, and Cache Size: Performance Trade-Offs and Simulation Techniques,” IEEE Trans. Computers, vol. 48, no. 11, pp. 1260-1281, Nov. 1999.
[105] http://www.spec.orgbenchmarks.html, 2006.
[106] http://www.spec.orghpg, 2006.
[107] http://www.specbench.orgjbb2000, 2006.
[108] http://www.specbench.orgjvm98, 2006.
[109] http://www.futuremark.com/productssysmark2004 , 2006.
[110] http:/www.tpc.org, 2006.
[111] M. Vachharajani, N. Vachharajani, D. Penry, J. Blome, and D. August, “Microarchitectural Exploration with Liberty,” Proc. Int'l Symp. Microarchitecture, 2002.
[112] M. Vachharajani, N. Vachharajani, D. Penry, J. Blome, and D. August, “The Liberty Simulation Environment, Version 1.0,” Performance Evaluation Review: Special Issue on Tools for Architecture Research, vol. 31, no. 4, Mar. 2004.
[113] M. Vachharajani, N. Vachharajani, and D. August, “The Liberty Structural Specification Language: A High-Level Modeling Language for Component Reuse,” Proc. Conf. Programming Language Design and Implementation, 2004.
[114] M. Van Biesbrouck, T. Sherwood, and B. Calder, “A Co-Phase Matrix to Guide Simultaneous Multithreading Simulation,” Proc. Int'l Symp. Performance Analysis of Systems and Software, 2004.
[115] M. Van Biesbrouck, L. Eeckhout, and B. Calder, “Efficient Sampling Startup for Sampled Processor Simulation,” Proc. Int'l Conf. High Performance Embedded Architectures and Compilers, 2005.
[116] H. Vandierendonck and K. De Bosschere, “Eccentric and Fragile Benchmarks,” Proc. Int'l Symp. Performance Analysis of Systems and Software, 2004.
[117] H. Vandierendonck and K. De Bosschere, “Experiments with Subsetting Benchmark Suites,” Proc. Workshop Workload Characterization, 2004.
[118] J. Veenstra and R. Fowler, “MINT: A Front End for Efficient Simulation of Shared-Memory Multiprocessors,” Proc. Int'l Workshop Modeling, Analysis, and Simulation on Computer and Telecomm. Systems, 1994.
[119] N. Vijaykrishnan, M. Kandemir, M. Irwin, H. Kim, and W. Ye, “Energy-Driven Integrated Hardware-Software Optimizations Using SimplePower,” Proc. Int'l Symp. Computer Architecture, 2000.
[120] “Introduction to the Simics Full-System Simulator without Equal,” Virtutech White Paper, 2002.
[121] http://www.volano.combenchmarks.html, 2006.
[122] W. Wang and J. Baer, “Efficient Trace-Driven Simulation Methods for Cache Performance Analysis,” ACM Trans. Computer Systems, vol. 9, no. 3, pp. 222-241, Aug. 1991.
[123] R. Weicker, “An Overview of Common Benchmarks,” Computer, vol. 23, no. 12, pp. 65-75, Dec. 1990.
[124] A. Weiss, “The Standardization of Embedded Benchmarking: Pitfalls and Opportunities,” Proc. Int'l Conf. Computer Design, 1999.
[125] T. Wenisch, R. Wunderlich, B. Falsafi, and J. Hoe, “TurboSMARTS: Accurate Microarchitecture Simulation Sampling in Minutes,” Poster at the Int'l Conf. Measurement and Modeling of Computer Systems, 2005.
[126] E. Witchel and M. Rosenblum, “Embra: Fast and Flexible Machine Simulation,” Proc. Joint Conf. Measurement and Modeling of Computer Systems, 1996.
[127] T. Wolf and M. Franklin, “Commbench— A Telecommunications Benchmark for Network Processors,” Proc. Int'l Symp. Performance Analysis of Systems and Software, 2000.
[128] S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta, “The SPLASH-2 Programs: Characterization and Methodological Considerations,” Proc. Int'l Symp. Computer Architecture, 1995.
[129] D. Wood, M. Hill, and R. Kessler, “A Model for Estimating Trace-Sample Miss Ratios,” Proc. Conf. Measurement and Modeling of Computer Systems, 1991.
[130] R. Wunderlich, T. Wenisch, B. Falsafi, and J. Hoe, “SMARTS: Accelerating Microarchitectural Simulation via Rigorous Statistical Sampling,” Proc. Int'l Symp. Computer Architecture, 2003.
[131] R. Wunderlich, T. Wenisch, B. Falsafi, and J. Hoe, “An Evaluation of Stratified Sampling of Microarchitecture Simulations,” Proc. Workshop Duplicating, Deconstructing, and Debunking, 2004.
[132] J. Yi, D. Lilja, and D. Hawkins, “A Statistically-Rigorous Approach for Improving Simulation Methodology,” Proc. Int'l Symp. High-Performance Computer Architecture, 2003.
[133] J. Yi, S. Kodakara, R. Sendag, D. Lilja, and D. Hawkins, “Characterizing and Comparing Prevailing Simulation Methodologies,” Proc. Int'l Symp. High-Performance Computer Architecture, 2005.

Index Terms:
Simulation, modeling of computer architecture, measurement techniques, modeling techniques, measurement, evaluation, modeling, simulation of multiple-processor systems.
Citation:
Joshua J. Yi, David J. Lilja, "Simulation of Computer Architectures: Simulators, Benchmarks, Methodologies, and Recommendations," IEEE Transactions on Computers, vol. 55, no. 3, pp. 268-280, March 2006, doi:10.1109/TC.2006.44
Usage of this product signifies your acceptance of the Terms of Use.