This Article 
 Bibliographic References 
 Add to: 
Power-Aware Test Planning in the Early System-on-Chip Design Exploration Process
February 2006 (vol. 55 no. 2)
pp. 227-239
Zebo Peng, IEEE
Test application and test design, performed to ensure the production of fault-free chips, are becoming complicated and very expensive, especially in the case of SoCs (System-on-Chip), as the number of possible faults in a chip is increasing dramatically due to the technology development. It is therefore important to take test design into consideration as early as possible in the SoC design-flow in order to develop an efficient test solution. We propose a technique for modular core-based SoCs where test design is integrated in the early design exploration process. The technique can, in contrast to previous approaches, already be used in the core selection process to evaluate the impact on the system's final test solution imposed by different design decisions. The proposed technique considers the interdependent problems of core selection, test scheduling, TAM (test access mechanism) design, test set selection, and test resource floorplanning, and minimizes a weighted cost-function based on test time and TAM routing cost, while considering test conflicts and test power limitations. Concurrent scheduling of tests is used to minimize the test application time; however, concurrent test application leads to higher activity during the testing and, hence, higher power consumption. The power consumed during testing is, in general, higher than that during normal operation since it is desirable with hyperactivity in order to maximize the number of tested faults in a minimal time. A system under test can actually be damaged during testing and, therefore, power constraints must be considered. However, power consumption is complicated to model and, often, simplistic models that focus on the global system power limit only have been proposed and used. We therefore include a novel three-level power model: system, power-grid, and core. The advantage is that the system-level power budget is met and hot-spots can be avoided both at a specific core and at certain hot-spot areas in the chip. We have implemented and compared the proposed technique with a technique that assumes already fixed cores and tests, an estimation-based approach, and a computationally expensive pseudoexhaustive method. The results from the experiments show that, by exploring different design and test alternatives, the total test cost can be reduced, the pseudoexhaustive technique cannot produce results within reasonable computational time, and the estimation-based technique cannot produce solutions with high quality. The proposed technique produces results that are near the ones produced by the pseudoexhaustive technique at computational costs that are near the costs of the estimation-based technique, i.e., it produces high-quality solutions at low computational cost.

[1] R.M. Chou, K.K. Saluja, and V.D. Agrawal, “Scheduling Tests for VLSI Systems under Power Constraints,” IEEE Trans. VLSI Systems, vol. 5, no. 2, pp. 175-185, June 1997.
[2] Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, “A Gated Clock Scheme for Low Power Scan Testing of Logic ICs or Embedded Cores,” Proc. Asian Test Symp. (ATS), pp. 253-258, Nov. 2001.
[3] P. Brucker, Scheduling Algorithms. Springer-Verlag, 1998.
[4] A.L. Crouch, Design for Test. Prentice Hall PTR, 1999.
[5] G. Hetherington, T. Fryars, N. Tamarapalli, M. Kassab, A. Hassan, and J. Rajski, “Logic BIST for Large Industrial Designs: Real Issues and Case Studies,” Proc. Int'l Test Conf. (ITC), pp. 358-367, Sept. 1999.
[6] V. Iyengar, K. Chakrabarty, and E.J. Marinissen, “Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip,” IEEE Trans. Computers, vol. 52, no. 12, pp. 1619-1632, Dec. 2003.
[7] V. Iyengar, K. Chakrabarty, and E.J. Marinissen, “Co-Optimization of Test Wrapper and Test Access Architecture for Embedded Cores,” J. Electronic Testing; Theory and Applications (JETTA), pp. 213-230, Apr. 2002.
[8] G. Jervan, Z. Peng, R. Ubar, and H. Kruus, “A Hybrid BIST Architecture and Its Optimization for SoC Testing,” Proc. Int'l Symp. Quality Electronic Design (ISQED '02), pp. 273-279, Mar. 2002.
[9] G. Jervan, P. Eles, Z. Peng, R. Ubar, and M. Jenihhin, “Test Time Minimization for Hybrid BIST of Core-Based Systems,” Proc. Asian Test Symp. (ATS '03), pp. 318-323, Nov. 2003.
[10] E. Larsson and H. Fujiwara, “Test Resource Partitioning and Optimization for SoC Designs,” Proc. VLSI Test Symp. (VTS '03), pp. 319-324, Apr. 2003.
[11] E. Larsson, K. Arvidsson, H. Fujiwara, and Z. Peng, “Efficient Test Solutions for Core-Based Designs,” IEEE Trans. CAD of Integrated Circuits and Systems, pp. 758-775, May 2004.
[12] J. Saxena, K.M. Butler, and L. Whetsel, “An Analysis of Power Reduction Techniques in Scan Testing,” Proc. Int'l Test Conf. (ITC), pp. 670-677, Oct. 2001.
[13] M. Sugihara, H. Date, and H. Yasuura, “Analysis and Minimization of Test Time in a Combined BIST and External Test Approach,” Proc. Design and Test in Europe (DATE), pp. 134-140, Mar. 2000.
[14] Y. Zorian, “A Distributed BIST Control Scheme for Complex VLSI Devices,” Proc. VLSI Test Symp. (VTS), pp. 4-9, Apr. 1993.
[15] Y. Zorian, E.J. Marinissen, and S. Dey, “Testing Embedded-Core Based System Chips,” Proc. Int'l Test Conf. (ITC), pp. 130-143, Oct. 1998.
[16] E. Larsson, “Integrating Core Selection in the SoC Test Solution Design-Flow,” Proc. Int'l Test Conf. (ITC), pp. 1349-1358, 2004.
[17] R.K. Gupta and Y. Zorian, “Introducing Core-Based System Design,” IEEE Design and Test, vol. 14, no. 4, pp. 15-25, 1997.

Index Terms:
Index Terms- Test scheduling, test set selection, design exploration, TAM design, power consumption, hot-spots.
Erik Larsson, Zebo Peng, "Power-Aware Test Planning in the Early System-on-Chip Design Exploration Process," IEEE Transactions on Computers, vol. 55, no. 2, pp. 227-239, Feb. 2006, doi:10.1109/TC.2006.28
Usage of this product signifies your acceptance of the Terms of Use.