This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
XPAND: An Efficient Test Stimulus Compression Technique
February 2006 (vol. 55 no. 2)
pp. 163-173
Combinational circuits implemented with exclusive-or gates are used for on-chip generation of deterministic test patterns from compressed seeds. Unlike major test compression techniques, this technique doesn't require test pattern generation with don't cares. Experimental results on industrial designs demonstrate that this new XPAND technique achieves exponential reduction in test data volume and test time compared to traditional scan and significantly outperforms existing test compression tools. The XPAND technique is currently being used by several industrial designs.

[1] P.H. Bardell, W.H. McAnney, and J. Savir, Built-in Test for VLSI: Pseudo-Random Techniques. Wiley Inter-Science, 1987.
[2] C. Barnhart, V. Brunkhorst, F. Distler, O. Farnsworth, B. Keller, and B. Koenemann, “OPMISR: The Foundation for Compressed ATPG Vectors,” Proc. Int'l Test Conf., pp. 748-757, 2001.
[3] I. Bayraktaroglu and A. Orailoglu, “Test Volume and Application Time Reduction through Scan Chain Concealment,” Proc. Design Automation Conf., pp. 151-155, 2001.
[4] I. Baryraktaroglu and A. Orailoglu, “Decompression Hardware Determination for Test Volume and Time Reduction through Unified Test Pattern Compaction and Compression,” Proc. IEEE VLSI Test Symp., pp. 113-118, 2003.
[5] N. Benowitz et al., “An Advanced Fault Isolation System for Digital Logic,” IEEE Trans. Computers, vol. 24, no. 5, pp. 489-497, May 1975.
[6] A. Chandra, K. Chakrabarty, and R.A. Medina, “How Effective Are Compression Codes for Reducing Test Data Volume?” Proc. IEEE VLSI Test Symp., 2002.
[7] I. Hamzaoglu and J.H. Patel, “Reducing Test Application Time for Full Scan Embedded Cores,” Proc. Int'l Symp. Fault-Tolerant Computing, pp. 260-267, 1999.
[8] A. Jas, J. Ghosh-Dastidar, and N.A. Touba, “Scan Vector Compression/Decompression Using Statistical Coding,” Proc. IEEE VLSI Test Symp., pp. 114-120, 1999.
[9] A. Khoche, E. Volkerink, J. Rivoir, and S. Mitra, “Test Vector Compression using ATE-DFT Synergies,” Proc. IEEE VLSI Test Symp., 2002.
[10] B. Koenemann, “LFSR-Coded Test Patterns for Scan Designs,” Proc. European Test Conf., pp. 237-242, 1991.
[11] B. Koenemann, C. Barnhart, B. Keller, T. Snethen, O. Farnsworth, and D. Wheater, “A SmartBIST Variant with Guaranteed Encoding,” Proc. IEEE Asian Test Symp., pp. 325-330, 2001.
[12] C.V. Krishna, A. Jas, and N.A. Touba, “Test Vector Encoding Using Partial LFSR Reseeding,” Proc. Int'l Test Conf., pp. 885-893, 2001.
[13] K.J. Lee, J.J. Chen, and C.H. Huang, “Using a Single Input to Support Multiple Scan Chains,” Proc. Int'l Conf. Computer-Aided Design, pp. 74-78, 1998.
[14] S. Lin and D.J. Costello, Error Control Coding: Fundamentals and Applications. Prentice Hall, 1983.
[15] E.J. McCluskey, Logic Design Principles with Emphasis on Testable Semicustom Circuits. Englewood Cliffs, N.J.: Prentice Hall, 1986.
[16] E.J. McCluskey, D. Burek, B. Koenemann, S. Mitra, J.H. Patel, J. Rajski, and J.A. Waicukauski, “Test Compression— Roundtable,” IEEE Design and Test of Computers, vol. 20, no. 2, pp. 76-87, Mar./Apr. 2003.
[17] E.J. McCluskey et al., “ELF-MURPHY Data on Defects and Test Sets,” Proc. IEEE VLSI Test Symp., 2004.
[18] S. Mitra and K.S. Kim, “X-Compact: Efficient Response Compaction for Test Cost Reduction,” Proc. Int'l Test Conf., 2002.
[19] S. Mitra and K.S. Kim, “X-Compact: An Efficient Response Compaction Technique,” IEEE Trans. Computer-Aided Design, vol. 23, no. 3, pp. 421-432, Mar. 2004.
[20] J. Rajski et al., “Embedded Deterministic Test for Low Cost Manufacturing Test,” Proc. IEEE Int'l Test Conf., 2002.
[21] T.R.N. Rao and E. Fujiwara, Error-Control Coding for Computer Systems. Prentice Hall, 1989.
[22] S. Samaranayake, E. Gizdarski, N. Sitchinava, F. Neuveux, R. Kapur, and T.W. Williams, “A Reconfigurable Shared Scan-In Architecture,” Proc. IEEE VLSI Test Symp., pp. 9-14, 2003.
[23] M.A. Shah and J.H. Patel, “Enhancement of the Illinois Scan Architecture for Use with Multiple Scan Inputs,” Proc. Int'l Symp. VLSI, pp. 167-172, 2004.
[24] N. Sitchinava, S. Samaranayake, R. Kapur, E. Gizdarski, F. Neuveux, and T.W. Williams, “Changing the Scan Enable During Shift,” Proc. IEEE VLSI Test Symp., pp. 73-78, 2004.
[25] N.A. Touba and E.J. McCluskey, “Bit Fixing in Pseudo Random Sequences for Scan BIST,” IEEE Trans. Computer-Aided Design, vol. 20, no. 4, pp. 545-555, Apr. 2001.
[26] E.H. Volkerink, S. Mitra, and A. Khoche, “Packet Based Test Vector Compression Techniques,” Proc. Int'l Test Conf., 2002.
[27] E.H. Volkerink and S. Mitra, “Efficient Seed Utilization for Reseeding Based Compression,” Proc. IEEE VLSI Test Symp., 2003.
[28] L.T. Wang and E.J. McCluskey, “Circuits for Pseudoexhaustive Test Pattern Generation,” IEEE Trans. Computer-Aided Design, vol. 7, no. 10, pp. 1068-1080, Oct. 1988.
[29] P. Wohl, J.A. Waicukauski, S. Patel, and M.B. Amin, “Efficient Compression and Application of Deterministic Patterns in a Logic BIST Architecture,” Proc. Design Automation Conf., pp. 566-569, 2003.

Index Terms:
Index Terms- Built-In Self Test (BIST), compaction, compression, testing, XPAND.
Citation:
Subhasish Mitra, Kee Sup Kim, "XPAND: An Efficient Test Stimulus Compression Technique," IEEE Transactions on Computers, vol. 55, no. 2, pp. 163-173, Feb. 2006, doi:10.1109/TC.2006.31
Usage of this product signifies your acceptance of the Terms of Use.