This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
InTeRail: A Test Architecture for Core-Based SOCs
February 2006 (vol. 55 no. 2)
pp. 137-149
A flexible test architecture for embedded cores and all interconnects in a System-on Chip (SOC) is presented. It targets core testing parallelism and reduced test application time by using, as much as possible, existing core interconnects to form TAM paths. It also provides for dynamic wrapper reconfiguration. Algorithms that minimize the use of extra interconnects for the TAM path formation are presented and evaluated.

[1] F. Beenker et al., “Macro Testing: Unifying IC and Board Test,” IEEE Design and Test of Computers, vol. 3, no. 4, pp. 26-32, Dec. 1986.
[2] S. Bhatia, T. Gheerwala, and P. Varma, “A Unifying Methodology for Intellectual Property and Custom Logic Testing,” Proc. Int'l Test Conf., pp. 639-648, 1996.
[3] K. Chakrabarty, “Optimal Test Access Architectures for System-On-Chip,” ACM Trans. Design Automation of Electronic Systems, vol. 6, no. 1, pp. 26-49, Jan. 2001.
[4] K. Chakrabarty, “Design of System-on-a-Chip Test Access Architectures using Integer Linear Programming,” Proc. VLSI Test Symp., pp. 127-134, 2000.
[5] I. Ghosh, S. Dey, and N.K. Jha, “A Fast and Low-Cost Testing Technique for Core-Based System-Chips,” IEEE Trans. Computer-Aided Design, vol. 19, no. 8, pp. 863-877, Aug. 2000.
[6] P. Harrod, “Testing Reusable IP— A Case Study,” Proc. Int'l Test Conf., pp. 493-498, 1999.
[7] Y. Huang, N. Mukherjee, C.-C. Tsai, O. Samman, Y. Zaidan, Y. Zhang, W.-T. Cheng, and S.M. Reddy, “Constraint Driven Pin Mapping for Concurrent SOC Testing,” Proc. Int'l Conf. VLSI Design, pp. 511-516, 2002.
[8] Y. Huang, W.-T. Cheng, C.-C. Tsai, N. Mukherjee, and S.M. Reddy, “Static Pin Mapping and SOC Test Scheduling for Cores with Multiple Test Sets,” Proc. Int'l Symp. Quality of Electronic Design, pp. 99-104, 2003.
[9] Y. Huang, W.-T. Cheng, C.-C. Tsai, N. Mukherjee, O. Samman, Y. Zaidan, and S.M. Reddy, “Resource Allocation and Test Scheduling for Concurrent Test of Core-Based SOC Designs,” Proc. Asian Test Symp., pp. 265-270, 2001.
[10] V. Immaneni and S. Raman, “Direct Access Test Scheme-Design of Block and Core Cells for Embedded ASICs,” Proc. Int'l Test Conf., pp. 448-492, 1990.
[11] V. Iyengar, K. Chakrabarty, and E. Marinissen, “Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip,” Proc. Int'l Test Conf., pp. 1023-1032, 2001.
[12] V. Iyengar, A. Chandra, S. Schweizer, and K. Chakrabarty, “A Unified Approach for SOC Testing Using Test Data Compression and TAM Optimization,” Proc. Design Automation and Test in Europe Conf. (DATE), pp. 1188-1189, 2003.
[13] S. Koranne, “Design of Reconfigurable Access Wrappers for Embedded Core Based SoC Test,” IEEE Trans. VLSI Systems, vol. 11, no. 5, Oct. 2003.
[14] E. Marinissen, “An Industrial Approach to Core-Based System Chip Testing,” SOC Design Methodologies, M. Robert, B. Rouzeyre, C. Piguet, M.-L. Flottes, eds., pp. 389-400, Kluwer Academic Publishers, 2002.
[15] E. Marinissen, S. Goel, and M. Lousberg, “Wrapper Design for Enbedded Core Test,” Proc. Int'l Test Conf., pp. 911-920, 2000.
[16] E.J. Marinissen et al., “On IEEE P1500's Standard for Embedded Core Test,” J. Electronic Testing: Theory and Applications, vol. 18, nos. 4/5, pp. 365-383, Aug. 2002.
[17] E.J. Marinissen, R. Andersen, G. Bos, H. Digemanse, M. Lousberg, and C. Wouters, “A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores,” Proc. Int'l Test Conf., pp. 284-293, 1998.
[18] M. Nourani and C. Papachristou, “Parallelism in Structural Fault Testing of Embedded Cores,” Proc. IEEE VLSI Test Symp., pp. 15-20, 1997.
[19] N. Touba and B. Pouya, “Testing Embedded Cores Using Partial Isolation Rings,” Proc. IEEE VLSI Test Symp., pp. 10-16, 1997.
[20] P. Varma and S. Bhatia, “A Structured Test Reuse Methodology for Core-Based System Chips,” Proc. Intl Test Conf., pp. 294-302, 1998.
[21] Y. Zorian, E. Marinissen, and S. Dey, “Testing Embedded Core-Based System Chips,” Proc. Int'l Test Conf., pp. 130-143, 1998.
[22] ITC '02 SOC Test Benchmarks, www.extra.research.philips.comitc02socbenchm /, 2002.

Index Terms:
Index Terms- System-on-chip test, cores, test access mechanism, design for testability.
Citation:
Dimitri Kagaris, Spyros Tragoudas, Sherin Kuriakose, "InTeRail: A Test Architecture for Core-Based SOCs," IEEE Transactions on Computers, vol. 55, no. 2, pp. 137-149, Feb. 2006, doi:10.1109/TC.2006.27
Usage of this product signifies your acceptance of the Terms of Use.