The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.02 - February (2006 vol.55)
pp: 137-149
ABSTRACT
A flexible test architecture for embedded cores and all interconnects in a System-on Chip (SOC) is presented. It targets core testing parallelism and reduced test application time by using, as much as possible, existing core interconnects to form TAM paths. It also provides for dynamic wrapper reconfiguration. Algorithms that minimize the use of extra interconnects for the TAM path formation are presented and evaluated.
INDEX TERMS
Index Terms- System-on-chip test, cores, test access mechanism, design for testability.
CITATION
Dimitri Kagaris, Spyros Tragoudas, Sherin Kuriakose, "InTeRail: A Test Architecture for Core-Based SOCs", IEEE Transactions on Computers, vol.55, no. 2, pp. 137-149, February 2006, doi:10.1109/TC.2006.27
16 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool