Reducing Jitter in Embedded Systems Employing a Time-Triggered Software Architecture and Dynamic Voltage Scaling
Issue No.02 - February (2006 vol.55)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.2006.29
We have previously demonstrated that use of an appropriate Dynamic Voltage Scaling (DVS) algorithm can lead to a substantial reduction in CPU power consumption in systems employing a time-triggered cooperative (TTC) scheduler. In this paper, we consider the impact that the use of DVS has on the levels of both clock and task jitter in TTC applications. We go on to describe a modified DVS algorithm (TTC-jDVS) which can be used where low jitter is an important design consideration. We then demonstrate the effectiveness of the modified algorithm on a data set made up of artificial tasks and in a realistic case study.
Index Terms- Low power design, scheduling, real-time systems and embedded systems.
Teera Phatrapornnant, "Reducing Jitter in Embedded Systems Employing a Time-Triggered Software Architecture and Dynamic Voltage Scaling", IEEE Transactions on Computers, vol.55, no. 2, pp. 113-124, February 2006, doi:10.1109/TC.2006.29