This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
FITS: An Integrated ILP-Based Test Scheduling Environment
December 2005 (vol. 54 no. 12)
pp. 1598-1613
Web Extra: View supplemental material
We present a comprehensive and flexible test scheduling environment, called FITS, for testing core-based system-on-chips. Our environment prevents formation of hot spots during test. It also allows trade-off among test time, test access mechanism, power, and test controller/resource constraints. The basic strategy is to use power profile over application time and structural grids of nonembedded cores to find the best test schedule of their test pattern subsets while satisfying the constraints. As case studies, four integer linear programming formulations, corresponding to four power approximation models, are extensively analyzed. With proper setting of the weights and constraints, optimized results can be obtained quickly for each of the four power approximation models. Extensive experimental results are reported based on ISCAS '89 benchmarks and verify the efficiency and flexibility of the FITS environment.

[1] P. Chen, L. Wu, G. Zhang, and Z. Liu, “A Unified Compact Scalable $\Delta I_d$ Model for Hot Carrier Reliability Simulation,” Proc. IEEE 37th Ann. Int'l Reliability Physics Symp., pp. 243-248, 1999.
[2] Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, “A Gated Clock Scheme for Low Power Scan Testing of Logic ICs or Embedded Cores,” Proc. 10th Asian Test Symp., pp. 253-258, Nov. 2001.
[3] R. Sankaralingam and N. Touba, “Reducing Test Power during Test Using Programmable Scan Chain Disable,” Proc. IEEE Int'l Workshop Electronic Design, Test, and Applications, pp. 159-163, Jan. 2002.
[4] O. Sinanoglu, I. Bayraktaroglu, and A. Orailoglu, “Test Power Reduction through Minimization of Scan Chain Transitions,” Proc. 20th IEEE VLSI Test Symp., pp. 166-171, Apr. 2002.
[5] A. Chandra and K. Chakrabarty, “A Unified Approach to Reduce SOC Test Data Volume, Scan Power and Testing Time,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 3, pp. 352-363, Mar. 2003.
[6] E. Larsson, K. Arvidsson, H. Fujiwara, and Z. Peng, “Integrated Test Scheduling, Test Parallelization and TAM Design,” Proc. 11th Asian Test Symp. (ATS '02), pp. 397-404, Nov. 2002.
[7] E. Marinissen, R. Arendsen, G. Bos, H. Dingemanse, M. Lousberg, and C. Wouters, “A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores,” Proc. Int'l Test Conf. (ITC-98), pp. 284-293, 1998.
[8] V. Iyengar, K. Chakrabarty, and E.J. Marinissen, “Recent Advances in Test Planning for Modular Testing of Core-Based SOCs,” Proc. 11th Asian Test Symp. (ATS '02), pp. 320-325, Nov. 2002.
[9] R. Chou, K. Saluja, and V. Agrawal, “Scheduling Tests for VLSI Systems under Power Constraints,” IEEE Trans. VLSI, vol. 5, no. 2, pp. 175-185, June 1997.
[10] P. Rosinger, B. Al-Hashimi, and N. Nicolici, “Power Profile Manipulation: A New Approach for Reducing Test Application Time under Power Constraints,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 21, no. 10, pp. 1217-1225, Oct. 2002.
[11] D. Zhao and S. Upadhyaya, “Adaptive Test Scheduling in SoC's by Dynamic Partitioning,” Proc. 17th IEEE Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 334-342, Nov. 2002.
[12] D. Zhao and S. Upadhyaya, “Power Constrained Test Scheduling with Dynamically Varied TAM,” Proc. 21st VLSI Test Symp. (VTS '03), pp. 273-278, Apr. 2003.
[13] E.G. Coffman Jr., M.R. Garey, D.S. Johnson, and R.E. Tarjan, “Performance Bounds for Level-Oriented Two-Dimensional Packing Algorithm,” SIAM J. Computing, vol. 9, pp. 809-826, 1980.
[14] Y. Huang, W.-T. Cheng, C.-C. Tsai, N. Mukherjee, O. Samman, Y. Zaidan, and S.M. Reddy, “Resource Allocation and Test Scheduling for Concurrent Test of Core-Based SoC Design,” Proc. Asian Test Symp., pp. 265-270, 2001.
[15] Y. Huang, W.-T. Cheng, C.-C. Tsai, N. Mukherjee, O. Samman, Y. Zaidan, and S.M. Reddy, “On Concurrent Test of Core-Based SoC Design,” J. Electronic Testing: Theory and Applications, vol. 18, Aug. 2002.
[16] V. Iyengar, K. Chakrabarty, and E.J. Marinissen, “Wrapper/TAM Co-Optimization, Constraint-Driven Test Scheduling, and Tester Data Volume Reduction for SOCs,” Proc. 39th Design Automation Conf., pp. 685-690, June 2002.
[17] Y. Huang, S.M. Reddy, W.-T. Cheng, P. Reuter, N. Mukherjee, C.-C. Tsai, O. Samman, and Y. Zaidan, “Optimal Core Wrapper Width Selection and SOC Test Scheduling Based on 3D Bin Packing Algorithm,” Proc. Int'l Test Conf., pp. 74-82, Oct. 2002.
[18] Y. Huang, W.-T. Cheng, C.-C. Tsai, N. Mukherjee, and S.M. Reddy, “Static Pin Mapping and SOC Test Scheduling for Cores with Multiple Test Sets,” Proc. Fourth Int'l Symp. Quality Electronic Design, pp. 99-104, Mar. 2003.
[19] M. Nourani and C. Papachristou, “An ILP Formulation to Optimize Test Access Mechanism in SoC Testing,” Proc. Int'l Test Conf. (ITC), pp. 902-910, Oct. 2000.
[20] K. Chakrabarty, “Test Scheduling for Core-Based Systems Using Mixed Integer Linear Programming,” IEEE Trans. Computer-Aided Design, vol. 19, pp. 1163-1174, Oct. 2000.
[21] V. Iyengar and K. Chakrabarty, “Precedence-Based, Preemptive, and Power-Constrained Test Scheduling for System-on-a-Chip,” Proc. VLSI Test Symp. (VTS), pp. 368-374, 2001.
[22] M. Nourani and J. Chin, “Power-Time Trade-Off in Test Scheduling for SoCs,” Proc. Int'l Conf. Computer Design, pp. 548-553, Oct. 2003.
[23] J. Chin and M. Nourani, “SoC Test Scheduling with Power-Time Tradeoff and Hot Spot Avoidance,” Proc. Design Automation and Test in Europe Conf. (DATE), pp. 710-711, Feb. 2004.
[24] V. Muresan, X. Wang, V. Muresan, and M. Vladutiu, “List Scheduling and Tree Growing Technique in Power-Constrained Block Test Scheduling,” Digest of Papers European Test Workshop, pp. 27-32, 2000.
[25] N. Nicolici and B. Al-Hashimi, “Multiple Scan Chains for Power Minimization during Test Application in Sequential Circuits,” IEEE Trans. Computers, vol. 51, no. 6, pp. 721-734, June 2002.
[26] P.M. Rosinger, P.T. Gonciari, B.M. Al-Hashimi, and N. Nicolici, “Analysing Trade-Offs in Scan Power and Test Data Compression for Systems-on-a-Chip,” IEE Proc. Computers and Digital Techniques, vol. 149, no. 4, pp. 188-196, July 2002.
[27] E. Larsson and H. Fujiwara, “Test Resource Partitioning and Optimization for SOC Designs,” Proc. 21st VLSI Test Symp., pp. 319-324, Apr. 2003.
[28] E. Larsson, K. Arvidsson, H. Fujiwara, and Z. Peng, “Integrated Test Scheduling, Test Parallelization and TAM Design,” Proc. 11th Asian Test Symp., pp. 397-404, Nov. 2002.
[29] J. Pouget, E. Larsson, Z. Peng, M. Flottes, and B. Rouzeyre, “An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling,” Proc. Eighth IEEE European Test Workshop, pp. 51-56, May 2003.
[30] D. Zhao and S. Upadhyaya, “A Resource Balancing Approach to SoC Test Scheduling,” Proc. 2003 Int'l Symp. Circuits and Systems (ISCAS '03), vol. 5, pp. 525-528, May 2003.
[31] The Mosis Service, www.mosis.org, 2004.
[32] Synopsys Inc., “User Manuals for SYNOPSYS Version 2004,” 2004.
[33] ILOG S.A, Inc., “The User's Manual for ILOG CPLEX 8. 1,” 2003.
[34] http://www.extra.research.philips.comitc02socbenchm , 2005.

Index Terms:
Index Terms- Automatic test equipment, embedded core, grid, hot-spot, ILP formulation, power profile, system-on-chip, trade-off, test access mechanism, test schedule.
Citation:
James Chin, Mehrdad Nourani, "FITS: An Integrated ILP-Based Test Scheduling Environment," IEEE Transactions on Computers, vol. 54, no. 12, pp. 1598-1613, Dec. 2005, doi:10.1109/TC.2005.196
Usage of this product signifies your acceptance of the Terms of Use.