This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Concurrent Detection of Control Flow Errors by Hybrid Signature Monitoring
October 2005 (vol. 54 no. 10)
pp. 1298-1313
Web Extra: View supplemental material
In this paper, we present a new concurrent error-detection scheme by hybrid signature to the online detection of program memory and control flow errors caused by transient and intermittent faults. The proposed hybrid signature-monitoring technique combines the vertical signature with the horizontal signature schemes. We first develop a new vertical signature based on linear additive code whose signature length could be easily adjusted. The attribute of adjustable length in vertical signature offers the feasibility to integrate the vertical signature, horizontal signature, and length of block into a single signature word. The horizontal signature mechanism can compensate for the coverage degradation due to the reduction of vertical signature length and significantly decrease the error-detection latency as well. The extensive block-based bit-error simulation and hardware-based simulated fault injection experiment are conducted to validate the effectiveness of the proposed technique. Compared to the continuous signature monitoring (CSM) scheme, there are several notable enhancements accomplished in our work. One is the fault model used in our work is more realistic than the model employed in CSM. Another is the hardware-based experiments are performed so as to measure the design parameters more accurately. The final one is our scheme does not require being equipped with SEC-DED code in program memory in order to achieve the horizontal signatures if instruction bit correction is not an essential demand; as a result, our scheme is more flexible than CSM.

[1] D.K. Pradhan and S.K. Gupta , “Can Concurrent Checkers Help BIST?” Proc. 22nd IEEE Int'l Test Conf., pp. 140-150, Sept. 1992.
[2] S.K. Gupta and D.K. Pradhan , “Utilization of On-Line (Concurrent) Checkers during Built-In Self-Test and Vice Versa,” IEEE Trans. Computers, vol. 45, no. 1, pp. 63-73, Jan. 1996.
[3] M. Schmid , R. Trapp , A. Davidoff , and G. Masson , “Upset Exposure by Means of Abstraction Verification,” Proc. 12th IEEE Fault-Tolerant Computing Symp., pp. 237-244, 1982.
[4] U. Gunneflo , J. Karlsson , and J. Torin , “Evaluation of Error Detection Schemes Using Fault Injection by Heavy-Ion Radiation,” Proc. 19th IEEE Fault-Tolerant Computing Symp., pp. 340-347, 1989.
[5] D.J. Lu , “Watchdog Processor and VLSI,” Proc. Nat'l Electronics Conf., vol. 34, pp. 240-245, Oct. 1980.
[6] M. Namjoo and E.J. McCluskey , “Watchdog Processors and Capability Checking,” Proc. 12th IEEE Fault-Tolerant Computing Symp., pp. 245-248, 1982.
[7] M. Namjoo , “Techniques for Concurrent Testing of VLSI Processor Operation,” Proc. 12th IEEE Int'l Test Conf., pp. 461-468, Nov. 1982.
[8] A. Mahmood , D.J. Lu , and E.J. McCluskey , “Concurrent Fault Detection Using a Watchdog Processor and Assertions,” Proc. 13th IEEE Int'l Test Conf., pp. 622-628, 1983.
[9] A. Mahmood and E.J. McCluskey , “Concurrent Error Detection Using Watchdog Processor— A Survey,” IEEE Trans. Computers, vol. 37, no. 2, pp. 160-174, Feb. 1988.
[10] J. Ohlsson , M. Rimen , and U. Gunneflo , “A Study of the Effects of Transient Fault Injection into a 32-Bit RISC with Built-In Watchdog,” Proc. 22nd IEEE Fault-Tolerant Computing Symp., pp. 316-325, 1992.
[11] J. Ohlsson and M. Rimen , “Implicit Signature Checking,” Proc. 25th IEEE Fault-Tolerant Computing Symp., pp. 218-227, 1995.
[12] K. Wilken and T. Kong , “Concurrent Detection of Software and Hardware Data-Access Faults,” IEEE Trans. Computers, vol. 46, no. 4, pp. 412-424, Apr. 1997.
[13] I. Majzik et al., “Hierarchical Checking of Multiprocessors Using Watchdog Processors,” Proc. First European Dependable Computing Conf., pp. 386-403, 1994.
[14] Z. Alkhalifa , V.S.S. Nair , N. Krishnamurthy , and J.A. Abraham , “Design and Evaluation of System-Level Checks for On-Line Control Flow Error Detection,” IEEE Trans. Parallel and Distributed Systems, vol. 10, no. 6, pp. 627-641, June 1999.
[15] A. Benso , S.D. Carlo , G.D. Natale , P. Prinetto , and L. Tagliaferri , “Control-Flow Checking via Regular Expressions,” Proc. 10th Asian Test Symp., pp. 299-303, 2001.
[16] N. Oh , P.P. Shirvani , and E.J. McCluskey , “Control-Flow Checking by Software Signatures,” IEEE Trans. Reliability, vol. 51, no. 2, pp. 111-122, Mar. 2002.
[17] T. Sridhar and S.M. Thatte , “Concurrent Checking of Program Flow in VLSI Processors,” Proc. 12th IEEE Int'l Test Conf., pp. 191-199, 1982.
[18] M. Schuette and J. Shen , “Processor Control Flow Monitoring Using Signatured Instruction Streams,” IEEE Trans. Computers, vol. 36, no. 3, pp. 264-276, Mar. 1987.
[19] K. Wilken and J. Shen , “Embedded Signature Monitoring: Analysis and Technique,” Proc. 17th IEEE Int'l Test Conf., pp. 324-333, 1987.
[20] K. Wilken and J. Shen , “Continuous Signature Monitoring: Efficient Concurrent Detection of Processor Control Errors,” Proc. 18th Int'l Test Conf., pp. 914-925, 1988.
[21] K. Wilken and J. Shen , “Continuous Signature Monitoring: Low-Cost Concurrent Detection of Processor Control Errors,” IEEE Trans. Computer-Aided Design, vol. 9, no. 6, pp. 629-641, June 1990.
[22] S.J. Upadhyaya and B. Ramamurthy , “Concurrent Process Monitoring with No Reference Signatures,” IEEE Trans. Computers, vol. 43, no. 4, pp. 475-480, Apr. 1994.
[23] A. Mahmood and E.J. McCluskey , “Watchdog Processors: Error Coverage and Overhead,” Proc. 15th IEEE Fault-Tolerant Computing Symp., pp. 214-219, 1985.
[24] T. Granlund , B. Granbom , and N. Olsson , “Soft Error Rate Increase for New Generations of SRAMs,” IEEE Trans. Nuclear Science, vol. 50, no. 6, pp. 2065-2068, Dec. 2003.
[25] F. Irom , F.H. Farmanesh , G.M. Swift , A.H. Johnston , and G.L. Yoder , “Single-Event Upset in Evolving Commercial Silicon-on-Insulator Microprocessor Technologies,” IEEE Trans. Nuclear Science, vol. 50, no. 6, pp. 2107-2112, Dec. 2003.
[26] D. Patterson and J. Hennessy , Computer Organization & Design: The Hardware/Software Interface. Morgan Kaufmann, 1998.
[27] R. Leveugle , T. Michel , and G. Saucier , “Design of Microprocessors with Built-In On-Line Test,” Proc. 20th IEEE Fault-Tolerant Computing Symp., pp. 450-456, 1990.
[28] J. Larus , “SPIM S20: A MIPS R2000 Simulator,” document, pp. 1-25, 1997.
[29] J. Hennessy and D. Patterson , Computer Architecture: A Quantitative Approach, second ed. Morgan Kaufmann, 1996.
[30] E. Jenn , J. Arlat , M. Rimen , J. Ohlsson , and J. Karlsson , “Fault Injection into VHDL Models: The MEFISTO Tool,” Proc. 24th IEEE Fault-Tolerant Computing Symp., pp. 66-75, 1994.
[31] T. Delong , B. Johnson , and J. ProfetaIII , “A Fault Injection Technique for VHDL Behavioral-Level Models,” IEEE Design and Test of Computers, vol. 13, pp. 24-33, Winter 1996.
[32] D. Gil , R. Martinez , J. Musquets , J. Baraza , and P. Gil , “Fault Injection into VHDL Models: Experimental Validation of a Fault Tolerant Microcomputer System,” Proc. Third European Dependable Computing Conf., pp. 191-208, 1999.
[33] T. Tsai , M. Hsueh , H. Zhao , Z. Kalbarczyk , and R. Iyer , “Stress-Based and Path-Based Fault Injection,” IEEE Trans. Computers, vol. 48, no. 11, pp. 1183-1201, Nov. 1999.
[34] Model Tech nology, ModelSim SE/PLUS Reference Manual Version 5.7b, http:/www.model.com, 2003.

Index Terms:
Index Terms- Concurrent error detection, error-detection coverage, error-detection latency, signature scheme, watchdog processor.
Citation:
Yung-Yuan Chen, "Concurrent Detection of Control Flow Errors by Hybrid Signature Monitoring," IEEE Transactions on Computers, vol. 54, no. 10, pp. 1298-1313, Oct. 2005, doi:10.1109/TC.2005.158
Usage of this product signifies your acceptance of the Terms of Use.