This Article 
 Bibliographic References 
 Add to: 
FIFO-Based Multicast Scheduling Algorithm for Virtual Output Queued Packet Switches
October 2005 (vol. 54 no. 10)
pp. 1283-1297
Deng Pan, IEEE
Many networking/computing applications require high speed switching for multicast traffic at the switch/router level to save network bandwidth. However, existing queuing-based packet switches and scheduling algorithms cannot perform well under multicast traffic. While the speedup requirement makes the output queued switch difficult to scale, the single input queued switch suffers from head of line (HOL) blocking, which severely limits the network throughput. An efficient yet simple buffering strategy to remove the HOL blocking is to use the virtual output queued (VOQ) switch structure, which has been shown to perform well under unicast traffic. However, the traditional VOQ switch is impractical for multicast traffic because a VOQ switch for multicast traffic has to maintain an exponential number of queues in each input port (i.e., 2^N - 1 queues for a switch with N output ports). In this paper, we give a novel queue structure for the input buffers of a multicast VOQ switch by separately storing the address information and data information of a packet so that an input port only needs to manage a linear number (N) of queues. In conjunction with the multicast VOQ switch, we present a first-in-first-out based multicast scheduling algorithm, FIFO Multicast Scheduling (FIFOMS), and conduct extensive simulations to compare FIFOMS with other popular scheduling algorithms. Our results fully demonstrate the superiority of FIFOMS in both multicast latency and queue space requirement.

[1] H. Eriksson, “MBONE: The Multicast Backbone,” Comm. ACM, vol. 37, no. 8, pp. 54-60, 1994.
[2] N. McKeown, “The iSLIP Scheduling Algorithm for Input-Queued Switches,” IEEE/ACM Trans. Networking, vol. 7, no. 2, pp. 188-201, 1999.
[3] N. McKeown, A. Mekkittikul, V. Anantharam, and J. Walrand, “Achieving 100% Throughput in an Input Queued Switch,” IEEE Trans. Comm., vol. 47, no. 8, pp. 1260-1267, 1999.
[4] R. Sivaram, C.B. Stunkel, and D.K. Panda, “HIPIQS: A High-Performance Switch Architecture Using Input Queuing,” IEEE Trans. Parallel and Distributed Systems, vol. 13, no. 3, pp. 275-289, Mar. 2002.
[5] H. Chao, B. Choe, J. Park, and N. Uzun, “Design and Implementation of Abacus Switch: A Scalable Multicast ATM Switch,” IEEE J. Selected Areas in Comm., vol. 15, no. 5, pp. 830-843, 1997.
[6] W. Chen, C. Huang, Y. Chang, and W.-Y. Hwang, “An Efficient Cell-Scheduling Algorithm for Multicast ATM Switching Systems,” IEEE/ACM Trans. Networking, vol. 8, no. 4, pp. 517-525, 2000.
[7] M. Andrews, S. Khanna, and K. Kumaran, “Integrated Scheduling of Unicast and Multicast Traffic in an Input-Queued Switch,” Proc. IEEE INFOCOM '99, vol. 3, pp. 1144-1151, Mar. 1999.
[8] G. Han and Y. Yang, “A Random Graph Approach for Multicast Scheduling and Performance Analysis,” Proc. IEEE Int'l Conf. Computer Comm. and Networks (ICCCN '03), pp. 270-275, Oct. 2003.
[9] Z. Zhang and Y. Yang, “Multicast Scheduling in WDM Switching Networks,” Proc. IEEE Int'l Conf. Comm. (ICC '03), pp. 1458-1462, May 2003.
[10] S. Keshav and R. Sharma, “Issues and Trends in Router Design,” IEEE Comm. Magazine, vol. 36, no. 5, pp. 144-151, 1998.
[11] R. Ahuja, B. Prabhakar, and N. McKeown, “Multicast Scheduling Algorithms for Input-Queued Switches,” IEEE J. Selected Areas in Comm., vol. 15, no. 5, pp. 855-866, 1997.
[12] P. Giaccone, B. Prabhakar, and D. Shah, “An Efficient Randomized Algorithm for Input-Queued Switch Architecture,” Proc. IEEE Hot Interconnects 9, Aug. 2001.
[13] P. Giaccone, B. Prabhakar, and D. Shah, “Towards Simple, High Performance Schedulers for High-Aggregate Bandwidth Switches,” Proc. IEEE INFOCOM '02, June 2002.
[14] J.G. Dai and B. Prabhakar, “The Throughput of Data Switches with and without Speedup,” Proc. IEEE INFOCOM '00, vol. 2, pp. 556-564, Mar. 2000.
[15] D. Shah, “Maximal Matching Scheduling Is Good Enough,” Proc. IEEE INFOCOM '03, Dec. 2003.
[16] E. Leonardi, M. Mellia, M. Ajmone Marsan, and F. Neri, “Stability of Maximal Size Matching Scheduling in Input-Queued Cell Switches,” Proc. IEEE Int'l Conf. Comm. (ICC '00), vol. 3, pp. 1758-1763, June 2000.
[17] E. Leonardi, M. Mellia, F. Neri, and M.A. Marson, “Bounds on Average Delays and Queue Size Averages and Variances in Input-Queued Cell-Based Switches,” Proc. IEEE INFOCOM '01, vol. 2, pp. 1095-1103, Aug. 2001.
[18] S. Li, “Performance of a Nonblocking Space-Division Packet Switch with Correlated Input Traffic,” IEEE Trans. Comm., vol. 40, no. 1, pp. 97-108, 1992.
[19] R. LaMaire and D. Serpanos, “Two Dimensional Round-Robin Schedulers for Packet Switches with Multiple Input Queues,” IEEE/ACM Trans. Networking, vol. 2, pp. 471-482, 1994.
[20] B. Prabhakar, N. McKeown, and R. Ahuja, “Multicast Scheduling for Input-Queued Switches,” IEEE J. Selected Areas in Comm., vol. 15, no. 5, pp. 855-866, 1997.
[21] N. McKeown and B. Prabhakar, “Scheduling Multicast Cells in an Input Queued Switch,” Proc. IEEE INFOCOM '96, vol. 1, pp. 261-278, Mar. 1996.
[22] N. McKeown, “A Fast Switched Backplane for a Gigabit Switched Router,” Business Comm. Rev., vol. 27, no. 12, 1997.
[23] C. Partridge et al., “A 50-Gb/s IP Router,” IEEE/ACM Trans. Networking, vol. 6, no. 3, pp. 237-248, 1998.
[24] N. McKeown, M. Izzard, A. Mekkittikul, B. Ellesick, and M. Horowitz, “The Tiny Tera: A Packet Switch Core,” IEEE Micro, vol. 17, no. 1, pp. 26-33, Feb. 1997.
[25] T. Anderson, S. Owicki, J. Saxe, and C. Thacker, “High-Speed Switch Scheduling for Local-Area Networks,” ACM Trans. Computer Systems, vol. 11, no. 4, pp. 319-352, Nov. 1993.
[26] Y. Tamir and G. Frazier, “High Performance Multi-Queue Buffers for VLSI Communication Switches,” Proc. 15th Ann. Symp. Computer Architecture, pp. 343-354, June 1988.
[27] M.J. Karol, M.J. Hluchyj, and S.P. Morgan, “Input versus Output Queueing on a Space-Division Packet Switch,” IEEE Trans. Comm., vol. 35, pp. 1347-1356, 1987.
[28] D. Stiliadis, “Efficient Multicast Algorithms for High-Speed Routers,” Proc. IEEE Workshop High Performance Switching and Routing (HPSR '03), pp. 117-122, June 2003.

Index Terms:
Index Terms- Multicast, scheduling, virtual output queued (VOQ) switch, head of line (HOL) blocking, crossbar switch, multicast switch.
Deng Pan, Yuanyuan Yang, "FIFO-Based Multicast Scheduling Algorithm for Virtual Output Queued Packet Switches," IEEE Transactions on Computers, vol. 54, no. 10, pp. 1283-1297, Oct. 2005, doi:10.1109/TC.2005.164
Usage of this product signifies your acceptance of the Terms of Use.