
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Nicolas Boullis, Arnaud Tisserand, "Some Optimizations of Hardware Multiplication by Constant Matrices," IEEE Transactions on Computers, vol. 54, no. 10, pp. 12711282, October, 2005.  
BibTex  x  
@article{ 10.1109/TC.2005.168, author = {Nicolas Boullis and Arnaud Tisserand}, title = {Some Optimizations of Hardware Multiplication by Constant Matrices}, journal ={IEEE Transactions on Computers}, volume = {54}, number = {10}, issn = {00189340}, year = {2005}, pages = {12711282}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2005.168}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Some Optimizations of Hardware Multiplication by Constant Matrices IS  10 SN  00189340 SP1271 EP1282 EPD  12711282 A1  Nicolas Boullis, A1  Arnaud Tisserand, PY  2005 KW  Index Terms Computer arithmetic KW  multiplication by constants KW  common subexpressions sharing KW  FIR filter. VL  54 JA  IEEE Transactions on Computers ER   
[1] D.J. Magenheimer , L. Peters , K.W. Pettis , and D. Zuras , “Integer Multiplication and Division on the HP Precision Architecture,” IEEE Trans. Computers, vol. 37, no. 8, pp. 980990, Aug. 1988.
[2] A.D. Booth , “A Signed Binary Multiplication Technique,” Quarterly J. Mechanical Applications of Math., vol. IV, no. 2, pp. 236240, 1951.
[3] R. Bernstein , “Multiplication by Integer Constants,” Software— Practice and Experience, vol. 16, no. 7, pp. 641652, July 1986.
[4] N. Boullis and A. Tisserand , “Some Optimizations of Hardware Multiplication by Constant Matrices,” Proc. 16th IEEE Symp. Computer Arithmetic (ARITH 16), J. C. Bajard and M. Schulte, eds., pp. 2027, June 2003.
[5] M. Potkonjak , M.B. Srivastava , and A.P. Chandrakasan , “Multiple Constant Multiplications: Efficient and Versatile Framework and Algorithms for Exploring Common Subexpression Elimination,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 15, no. 2, pp. 151165, Feb. 1996.
[6] M.D. Ercegovac and T. Lang , Digital Arithmetic. Morgan Kaufmann, 2003.
[7] M.J. Flynn and S.F. Oberman , Advanced Computer Arithmetic Design. WileyInterscience, 2001.
[8] R.I. Hartley , “Subexpression Sharing in Filters Using Canonic Signed Digit Multipliers,” IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 43, no. 10, pp. 677688, Oct. 1996.
[9] K.D. Chapman , “Fast Integer Multipliers Fit in FPGAs,” EDN Magazine, May 1994.
[10] S. Yu and E.E. Swartzlander , “DCT Implementation with Distributed Arithmetic,” IEEE Trans. Computers, vol. 50, no. 9, pp. 985991, Sept. 2001.
[11] P. Boonyanant and S. Tantaratana , “FIR Filters with Punctured Radix8 Symmetric Coefficients: Design and MultiplierFree Realizations,” Circuits Systems Signal Processing, vol. 21, no. 4, pp. 345367, 2002.
[12] C.K.S. Pun , S.C. Chan , K.S. Yeung , and K.L. Ho , “On the Design and Implementation of FIR and IIR Digital Filters with Variable Frequency Characteristics,” IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 49, no. 11, pp. 689703, Nov. 2002.
[13] S.C. Chan and W.L.K.L. Ho , “Multiplierless Perfect Reconstruction Modulated Filter Banks with SumofPowersofTwo Coefficients,” Signal Processing Letters, IEE, vol. 8, no. 6, pp. 163166, 2001.
[14] V.S. Dimitrov , G.A. Jullien , and W.C. Miller , “Theory and Applications of the DoubleBase Number System,” IEEE Trans. Computers, vol. 48, no. 10, pp. 10981106, Oct. 1999.
[15] J. Li and S. Tantaratana , “MultiplierFree Realizations for FIR Multirate Converters Based on MixedRadix Number Representation,” IEEE Trans. Signal Processing, vol. 45, no. 4, pp. 880890, Apr. 1997.
[16] N. Homma , T. Aoki , and T. Higuchi , “Evolutionary Graph Generation System with Transmigration Capability and Its Application to Arithmetic Circuit Synthesis,” IEE Proc., vol. 149, no. 2, pp. 97104, Apr. 2002.
[17] P. Briggs and T. Harvey , “Multiplication by Integer Constants,” technical report, Rice Univ., 1994.
[18] M.F. Mellal and J.M. Delosme , “Multiplier Optimization for Small Sets Of Coefficients,” Proc. Int'l Workshop Logic and Architecture Synthesis, pp. 1322, Dec. 1997.
[19] H.T. Nguyen and A. Chatterjee , “NumberSplitting with ShiftandAdd Decomposition for Power and Hardware Optimization in Linear DSP Synthesis,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 8, no. 4, pp. 419424, Aug. 2000.
[20] H.J. Kang and I.C. Park , “FIR Filter Synthesis Algorithms for Minimizing the Delay and the Number of Adders,” IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 48, no. 8, pp. 770777, Aug. 2001.
[21] M. MartínezPeiró , E.I. Boemo , and L. Wanhammar , “Design of HighSpeed Multiplierless Filters Using a Nonrecursive Signed Common Subexpression Algorithm,” IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 49, no. 3, pp. 196203, Mar. 2002.
[22] A. Vinod , E.K. Lai , A. Premkumar , and C. Lau , “FIR Filter Implementation by Efficient Sharing of Horizontal and Vertical Common Subexpresions,” Electronics Letters, vol. 39, no. 2, pp. 251253, Jan. 2003.
[23] A. Yurdakul and G. Dündar , “Fast and Efficient Algorithm for the Multiplierless Realisation of Linear DSP Transforms,” IEE Proc. Circuits, Devices, and Systems, vol. 149, no. 4, pp. 20211, Aug. 2002.
[24] A. Matsuura , M. Yukishita , and A. Nagoya , “A Hierarchical Clustering Method for the Multiple Constant Multiplication Problem,” IEICE Trans. Fundamentals of Electronics, Comm., and Computer Sciences, vol. E80A, no. 10, pp. 17671773, Oct. 1997.
[25] V. Lefèvre , “Multiplication par une Constante,” Réseaux et Systèmes Répartis, Calculateurs Parallèles, vol. 13, nos. 45, pp. 465484, 2001.
[26] R. Paško , P. Schaumont , V. Derudder , S. Vernalde , and D. Duračková , “A New Algorithm for Elimination of Common Subexpressions,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 18, no. 1, pp. 5868, Jan. 1999.
[27] A.G. Dempster , O. Gustafsson , and J.O. Coleman , “Towards an Algorithm for Matrix Multiplier Blocks,” Proc. European Conf. Circuit Theory Design, Sept. 2003.
[28] H. Samueli , “An Improved Search Algorithm for the Design of Multiplierless FIR Filters with PowerofTwo Coefficients,” IEEE Trans. Circuits and Systems, vol. 36, no. 7, pp. 10441047, July 1989.