
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Alain Darte, Robert Schreiber, Gilles Villard, "LatticeBased Memory Allocation," IEEE Transactions on Computers, vol. 54, no. 10, pp. 12421257, October, 2005.  
BibTex  x  
@article{ 10.1109/TC.2005.167, author = {Alain Darte and Robert Schreiber and Gilles Villard}, title = {LatticeBased Memory Allocation}, journal ={IEEE Transactions on Computers}, volume = {54}, number = {10}, issn = {00189340}, year = {2005}, pages = {12421257}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2005.167}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  LatticeBased Memory Allocation IS  10 SN  00189340 SP1242 EP1257 EPD  12421257 A1  Alain Darte, A1  Robert Schreiber, A1  Gilles Villard, PY  2005 KW  Index Terms Program transformation KW  memory size reduction KW  admissible lattice KW  successive minima. VL  54 JA  IEEE Transactions on Computers ER   
[1] E. De Greef, F. Catthoor, and H. De Man, “Memory Size Reduction through Storage Order Optimization for Embedded Parallel Multimedia Applications,” Parallel Computing, vol. 23, pp. 18111837, 1997.
[2] F. Quilleré and S. Rajopadhye, “Optimizing Memory Usage in the Polyhedral Model,” ACM Trans. Programming Languages and Systems, vol. 22, no. 5, pp. 773815, 2000.
[3] V. Lefebvre and P. Feautrier, “Automatic Storage Management for Parallel Programs,” Parallel Computing, vol. 24, pp. 649671, 1998.
[4] V. Kathail, S. Aditya, R. Schreiber, B.R. Rau, D.C. Cronquist, and M. Sivaraman, “PICO: Automatically Designing Custom Computers,” Computer, vol. 35, no. 9, pp. 3947, Sept. 2002.
[5] A. Darte, R. Schreiber, and G. Villard, “LatticeBased Memory Allocation,” Proc. Sixth ACM Int'l Conf. Compilers, Architectures, and Synthesis for Embedded Systems (CASES '03), pp. 298308, Oct. 2003.
[6] Synfora, http:/www.synfora.com, 2005.
[7] F. Catthoor et al., “Atomium: A Toolbox for Optimising Memory I/O Using Geometrical Models,” http://www.imec.be/designatomium/, 2005.
[8] R. Tronçon, M. Bruynooghe, G. Janssens, and F. Catthoor, “Storage Size Reduction by InPlace Mapping of Arrays,” Verification, Model Checking and Abstract Interpretation, Third Int'l Workshop, VMCAI 2002, A. Cortesi, ed., pp. 167181, 2002.
[9] B. Kienhuis, E. Rijpkema, and E.F. Deprettere, “Compaan: Deriving Process Networks from Matlab for Embedded Signal Processing Architectures,” Proc. Eighth Int'l Workshop Hardware/Software Codesign (CODES '00), May 2000.
[10] A. Turjan and B. Kienhuis, “Storage Management in Process Networks Using the Lexicographically Maximal Preimage,” Proc. 14th Int'l Conf. ApplicationSpecific Systems, Architectures, and Processors (ASAP '03), June 2003.
[11] P. Quinton et al., “Alpha Homepage: A Language Dedicated to the Synthesis of Regular Architectures,” http://www.irisa.fr/cosiALPHA, 2005.
[12] W. Thies, F. Vivien, J. Sheldon, and S. Amarasinghe, “A Unified Framework For Schedule And Storage Optimization,” Proc. Int'l Conf. Programming Language Design and Implementation (PLDI '01), pp. 232242, 2001.
[13] M.M. Strout, L. Carter, J. Ferrante, and B. Simon, “ScheduleIndependent Storage Mapping for Loops,” Proc. Eighth Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS '98), pp. 2433, 1998.
[14] A. Darte, R. Schreiber, and G. Villard, “LatticeBased Memory Allocation,” Technical Report RR200423, LIP, ENSLyon, http://www.enslyon.fr/LIP/Pub/Rapports/ RR/RR2004RR200423. ps.gz, Apr. 2004.
[15] M. Newman, Integral Matrices. Academic Press, 1972.
[16] A. Darte, M. Dion, and Y. Robert, “A Characterization of OnetoOne Modular Mappings,” Parallel Processing Letters, vol. 5, no. 1, pp. 145157, 1996.
[17] A. Darte, R. Schreiber, B.R. Rau, and F. Vivien, “Constructing and Exploiting Linear Schedules with Prescribed Parallelism,” ACM Trans. Design Automation of Electronic Systems, vol. 7, no. 1, pp. 159172, 2002.
[18] P.M. Gruber and C.G. Lekkerkerker, Geometry of Numbers, second ed. North Holland, 1987.
[19] J.C. Lagarias, “Point Lattices,” Handbook of Combinatorics, R. Graham, M. Grötschel, and L. Lovász, eds., vol. I, ch. 19, pp. 919966, Elsevier Science Publishers B.V., 1995.
[20] P.M. Gruber, “Geometry of Numbers,” Handbook of Convex Geometry, P. Gruber and J. Wills, eds., vol. B, ch. 3.1, pp. 739763, Elsevier Science Publishers B.V., 1993.
[21] L. Lovász and H.E. Scarf, “The Generalized Basis Reduction Algorithm,” Math. Operations Research, vol. 17, no. 3, pp. 751764, 1992.
[22] L. Hafer, “The Generalized Basis Reduction Algorithm (Annotated),” June 2000, http://www.cs.sfu.ca/lou/MITACSgrb.pdf.
[23] A.K. Lenstra, H.W. Lenstra, and L. Lovász, “Factoring Polynomials with Rational Coefficients,” Mathematische Annalen, vol. 261, pp. 515534, 1982.
[24] P. Budnik and D.J. Kuck, “The Organization and Use of Parallel Memories,” IEEE Trans. Computers, vol. 20, no. 12, pp. 15661569, Dec. 1971.
[25] H.D. Shapiro, “Theoretical Limitations on the Efficient Use of Parallel Memories,” IEEE Trans. Computers, vol. 27, no. 5, pp. 421428, May 1978.
[26] H.A.G. Wijshoff and J. van Leeuwen, “The Structure of Periodic Storage Schemes for Parallel Memories,” IEEE Trans. Computers, vol. 34, no. 6, pp. 501505, June 1985.
[27] H.A.G. Wijshoff and J. van Leeuwen, “Periodic Storage Schemes with a Minimum Number of Memory Banks,” Technical Report RUUCS834, Rijksuniversiteit Utrecht, The Netherlands, Feb. 1983.
[28] H.A.G. Wijshoff and J. van Leeuwen, “Periodic versus Arbitrary Tessellations of the Plane Using Polyominos of a Single Type,” Technical Report RUUCS8211, Rijksuniversiteit Utrecht, The Netherlands, July 1982.
[29] G. Tel, J. van Leeuwen, and H.A.G. Wijshoff, “The One Dimensional Skewing Problem,” Technical Report RUUCS8923, Rijksuniversiteit Utrecht, The Netherlands, Oct. 1989.
[30] W. Jalby, J.M. Frailong, and J. Lenfant, “Diamond Schemes: An Organization of Parallel Memories for Efficient Array Processing,” Technical Report 342, INRIA, Centre de Rocquencourt, 1984.
[31] G. Tel and H.A.G. Wijshoff, “Hierarchical Parallel MemorySystems and MultiPeriodic Skewing Schemes,” Technical Report RUUCS8524, Rijksuniversiteit Utrecht, The Netherlands, Aug. 1985.