
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Hamidreza Hashempour, Fabrizio Lombardi, "Application of Arithmetic Coding to Compression of VLSI Test Data," IEEE Transactions on Computers, vol. 54, no. 9, pp. 11661177, September, 2005.  
BibTex  x  
@article{ 10.1109/TC.2005.136, author = {Hamidreza Hashempour and Fabrizio Lombardi}, title = {Application of Arithmetic Coding to Compression of VLSI Test Data}, journal ={IEEE Transactions on Computers}, volume = {54}, number = {9}, issn = {00189340}, year = {2005}, pages = {11661177}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2005.136}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Application of Arithmetic Coding to Compression of VLSI Test Data IS  9 SN  00189340 SP1166 EP1177 EPD  11661177 A1  Hamidreza Hashempour, A1  Fabrizio Lombardi, PY  2005 KW  Index Terms Test data compression KW  Golomb coding KW  Huffman coding KW  arithmetic coding KW  SoC KW  ATE. VL  54 JA  IEEE Transactions on Computers ER   
[1] Y. Zorian, “Test Requirements for Embedded CoreBased Systems and IEEE P1500,” Proc. IEEE Int'l Test Conf., pp. 191199, 1997.
[2] A. Jas and N.A. Touba, “Test Vector Decompression via Cyclical Scan Chains and Its Application to Testing CoreBased Designs,” Proc. IEEE Int'l Test Conf., pp. 458464, 1998.
[3] A. Chandra and K. Chakrabarty, “SystemonaChip TestData Compression and Decompression Architectures Based on Golomb Codes,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 20, no. 3, pp. 355368, Mar. 2001.
[4] V. Iyengar, K. Chakrabarty, and B.T. Murray, “Huffman Encoding of Test Sets for Sequential Circuits,” IEEE Trans. Instrumentation and Measurement, vol. 47, no. 1, pp. 2125, Feb. 1998.
[5] P.T. Gonciari, B.M. AlHashimi, and N. Nicolici, “VariableLength Input Huffman Coding for SystemonaChip Test,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 22, no. 6, pp. 783796, June 2003.
[6] A. Jas, J.G. Dastidar, N.M. Eng, and N.A. Touba, “An Efficient Test Vector Compression Scheme Using Selective Huffman Coding,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 22, no. 6, pp. 797806, June 2003.
[7] H. Hashempour and F. Lombardi, “Compression of VLSI Test Data by Arithmetic Coding,” Proc. IEEE Int'l Conf. Defect and Fault Tolerance in VLSI Systems, pp. 150157, 2004.
[8] H. Hashempour and F. Lombardi, “ATEAmenable Test Data Compression with No Cyclic Scan Registers,” Proc. IEEE Int'l Conf. Defect and Fault Tolerance in VLSI Systems, pp. 151158, 2003.
[9] K. Sayood, Introduction to Data Compression, second ed. Morgan Kaufmann, 2000.
[10] T.M. Niermann and J.H. Patel, “HITEC: A Test Generation Package for Sequential Circuits,” Proc. European Conf. Design Automation, pp. 214218, 1991.
[11] I. Hamzaoglu and J.H. Patel, “Test Set Compaction Algorithms for Combinational Circuits,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 19, no. 8, pp. 957963, Aug. 2000.
[12] A.M. Tenenbaum, Y. Langsam, and M.J. Augenstein, Data Structures Using C. PrenticeHall, 1990.
[13] G.G. Langdon, “An Introduction to Arithmetic Coding,” IBM J. Research and Development, vol. 28, no. 2, pp. 135149, Mar. 1984.
[14] A. Drozdek, Elements of Data Compression, first ed. Brooks Cole, 2001.
[15] I.H. Witten, R.M. Neal, and J.G. Cleary, “Arithmetic Coding for Data Compression,” Comm. ACM, vol. 30, no. 6, pp. 520540, June 1987.
[16] P.G. Howard and J.S. Vitter, “Practical Implementations of Arithmetic Coding,” Image and Text Compression, pp. 85112, Kluwer Academic, 1992.
[17] M. Nelson, “Arithmetic Coding + Statistical Modeling = Data Compression,” Dr. Dobb's J., Feb. 1991.
[18] T. Yamaguchi, M. Ishida, and D.S. Ha, “An Efficient Method for Compressing Test Data,” Proc. IEEE Int'l Test Conf., pp. 7988, 1997.
[19] K.J. Balakrishnan and N.A. Touba, “MatrixBased Test Vector Decompression Using an Embedded Processor,” Proc. IEEE Int'l Conf. Defect and Fault Tolerance in VLSI Systems, pp. 159165, 2002.
[20] A. Jas and N.A. Touba, “Using an Embedded Processor for Efficient Deterministic Testing of SystemonaChip,” Proc. IEEE Int'l Conf. Computer Design, pp. 418423, 1999.
[21] A. ElMaleh, S. AlZahir, and E. Kahn, “A Geometric Primitive Based Compression Scheme for Testing SystemonaChip,” Proc. IEEE VLSI Test Symp., pp. 5459, 2001.
[22] K.J. Balakrishnan and N.A. Touba, “Deterministic Test Vector Decompression in Software Using Linear Operations,” Proc. IEEE VLSI Test Symp., pp. 225231, 2003.
[23] T.C. Bell and I.H. Witten, Text Compression. PrenticeHall Advanced Reference Series, 1990.
[24] J.L. Hennessy, D.A. Patterson, and D. Goldberg, Computer Architecture: A Quantitative Approach, third ed. Morgan Kaufmann, 2002.