
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Swarup Bhunia, Animesh Datta, Nilanjan Banerjee, Kaushik Roy, "GAARP: A PowerAware GALS Architecture for RealTime AlgorithmSpecific Tasks," IEEE Transactions on Computers, vol. 54, no. 6, pp. 752766, June, 2005.  
BibTex  x  
@article{ 10.1109/TC.2005.99, author = {Swarup Bhunia and Animesh Datta and Nilanjan Banerjee and Kaushik Roy}, title = {GAARP: A PowerAware GALS Architecture for RealTime AlgorithmSpecific Tasks}, journal ={IEEE Transactions on Computers}, volume = {54}, number = {6}, issn = {00189340}, year = {2005}, pages = {752766}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2005.99}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  GAARP: A PowerAware GALS Architecture for RealTime AlgorithmSpecific Tasks IS  6 SN  00189340 SP752 EP766 EPD  752766 A1  Swarup Bhunia, A1  Animesh Datta, A1  Nilanjan Banerjee, A1  Kaushik Roy, PY  2005 KW  Asynchronous/synchronous operations KW  algorithms implemented in hardware KW  fault tolerance KW  energyaware systems. VL  54 JA  IEEE Transactions on Computers ER   
[1] K. Roy and S.C. Prasad, Low Power CMOS VLSI Circuit Design. WileyInterscience, Feb. 2000.
[2] S. Tyagi et al., “A 130 nm Generation Logic Technology Featuring 70 nm Transistors, Dual Vt Transistors and 6 Layers of Cu Interconnects,” Digest Technical Papers Int'l Electron Devices Meeting, pp. 567570, 2000.
[3] T.A. Burd, T.A. Pering, A.J. Stratakos, and R.W. Brodersen, “A Dynamic Voltage Scaled Microprocessor System,” IEEE J. SolidState Circuits, vol. 35, no. 11, pp. 15711580, 2000.
[4] J. Pouwelse, K. Langendoen, and H. Sips, “Dynamic Voltage Scaling on a LowPower Microprocessor,” Proc. Int'l Conf. Mobile Computing and Networking, pp. 251259, 2001.
[5] G. Magklis, M.L. Scott, G. Semeraro, D.H. Albonesi, and S. Dropsho, “ProfileBased Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor,” Proc. Int'l Symp. Computer Architecture, pp. 1425, 2003.
[6] J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, third ed. Morgan Kaufmann, 2003.
[7] D.M. Chapiro, “Globally Asynchronous Locally Synchronous Systems,” PhD thesis, Stanford Univ., 1984.
[8] A. Hemani, T. Meincke, S. Kumar, and A. Postula, “Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style,” Proc. Design Automation Conf., pp. 873878, 1999.
[9] A. Iyer and D. Marculescu, “Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors,” Proc. Int'l Symp. Computer Architecture, pp. 652661, 2002.
[10] G. Semeraro, G. Magklis, M.L. Scott, D.H. Albonesi, R. Balasubramonian, and S. Dwarkadas, “EnergyEfficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling,” Proc. Int'l Symp. High Performance Computing, pp. 2940, 2002.
[11] I.E. Sutherland, “Micropipelines,” Comm. ACM, vol. 32, no. 6, pp. 720738, 1989.
[12] L. Chiou, S. Bhunia, and K. Roy, “Synthesis of ApplicationSpecific HighlyEfficient MultiMode Systems for LowPower Applications,” Proc. IEEE Conf. Design, Automation, and Test in Europe, pp. 96101, 2003.
[13] M.J. Deen, M.H. Kazemenini, and S. Naseh, “Performance Characteristics of an UltraLow Power VCO,” Proc. IEEE Int'l Symp. Circuits and Systems, pp. 697700, 2003.
[14] Y.A. Eken and J.P. Uyemura, “A 5. 9GHz VoltageControlled Oscillator in 0. 18µm CMOS,” IEEE J. SolidState Circuits, pp. 230233, 2004.
[15] I. Hong, M. Potkonjak, and M.B. Srivastava, “OnLine Scheduling of Hard RealTime Tasks on Variable Voltage Processor,” Proc. Int'l Conf. Computer Aided Design, pp. 653656, 1998.
[16] S. Hauck, “Asynchronous Design Methodologies: An Overview,” Proc. IEEE, vol. 83, no. 1, pp. 6993, 1995.
[17] H. Aydin, R. Melhem, D. Mosse, and P.M. Alvarej, “PowerAware Scheduling for Periodic RealTime Tasks,” IEEE Trans. Computers, vol. 53, no. 5, pp 584600, May 2004.
[18] S.W. Moore, G.S. Taylor, P.A. Cunningham, R.D. Mullins, and P. Robinson, “Self Calibrating Clocks for Globally Asynchronous Locally Synchronous Circuits,” Proc. Int'l Conf. Computer Design, pp. 7378, 2000.
[19] P. Dibble, “Deadline Scheduling,” Embedded Systems Programming, 2001.
[20] T. Chelcea and S.M. Nowick, “A LowLatency FIFO for MixedClock Systems,” Proc. IEEE CS Workshop VLSI, pp. 119126, 2000.
[21] T. Chelcea and S.M. Nowick, “Robust Interface for MixedTiming Systems with Application to LatencyInsensitive Protocols,” Proc. Design Automation Conf., pp. 2126, 2000.
[22] D.E. Culler and J.P. Singh, Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann, 1999.
[23] T.K.K. Kan, G.C.T. Leung, and H.C. Luong, “A 2V 1.8GHz Fully Integrated CMOS DualLoop Frequency Synthesizer,” IEEE J. SolidState Circuits, pp. 10121020, Aug. 2002.
[24] S. Borkar, T. Karnik, S. Narendra, J. Tschanz, A. Keshavarzi, and V. De, “Parameter Variations and Impact on Circuits and Microarchitecture,” Proc. Design Automation Conf., pp. 338342, 2003.
[25] H. Li, C. Cher, T. Vijaykumar, and K. Roy, “VSV: L2MissDriven Variable Supply Voltage Scaling for LowPower,” Proc. Int'l Symp. Microarchitecture, pp. 1928, 2003.
[26] V. Szekely, C. Marta, Z. Kohari, and M. Rencz, “CMOS Sensors for OnLine Thermal Monitoring of VLSI Circuits,” IEEE Trans. Very Large Scale Integration Systems, vol. 5, no. 3, pp. 270276, 1997.
[27] J. Seizovic, “Pipeline Synchronization,” Proc. Int'l Symp. Advanced Research in Asynchronous Circuits and Systems, pp. 8796, 1994.
[28] J. Xiao, A. Peterchev, J. Zhang, and S. Sanders, “An UltraLowPower DigitallyControlled Buck Converter IC for Cellular Phone Applications,” Proc. 19th Ann. IEEE Applied Power Electronics Conf. and Exposition, vol. 1, pp. 383391, 2004.
[29] G.P. Semeraro, D.H. Albonesi, G. Magklis, M.L. Scott, S.G. Dropsho, and S. Dwarkadas, “Hiding Synchronization Delays in GALS Processor Microarchitecture,” Proc. Int'l Symp. Asynchronous Circuits and Systems, pp. 159169, 2004.
[30] L. Wanhammar, DSP Integrated Circuits. Academic Press, 1999.
[31] FFT benchmarks, http://cag.lcs.mit.edu/streamit/resultsfft , 2002.
[32] S. Kunkel, B. Armstrong, and P. Vitale, “System Optimization for OLTP Workloads,” IEEE J. Microarchitecture, vol. 19, no. 3, pp. 5664, 1999.
[33] D. Brooks, V. Tiwari, and M. Martonosi, “Wattch: A Framework for ArchitecturalLevel Power Analysis and Optimization,” Proc. Intl Symp. Computer Architecture, pp. 8394, 2000.