
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Brett H. Meyer, Joshua J. Pieper, JoAnn M. Paul, Jeffrey E. Nelson, Sean M. Pieper, Anthony G. Rowe, "PowerPerformance Simulation and Design Strategies for SingleChip Heterogeneous Multiprocessors," IEEE Transactions on Computers, vol. 54, no. 6, pp. 684697, June, 2005.  
BibTex  x  
@article{ 10.1109/TC.2005.103, author = {Brett H. Meyer and Joshua J. Pieper and JoAnn M. Paul and Jeffrey E. Nelson and Sean M. Pieper and Anthony G. Rowe}, title = {PowerPerformance Simulation and Design Strategies for SingleChip Heterogeneous Multiprocessors}, journal ={IEEE Transactions on Computers}, volume = {54}, number = {6}, issn = {00189340}, year = {2005}, pages = {684697}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2005.103}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  PowerPerformance Simulation and Design Strategies for SingleChip Heterogeneous Multiprocessors IS  6 SN  00189340 SP684 EP697 EPD  684697 A1  Brett H. Meyer, A1  Joshua J. Pieper, A1  JoAnn M. Paul, A1  Jeffrey E. Nelson, A1  Sean M. Pieper, A1  Anthony G. Rowe, PY  2005 KW  System architectures KW  integration and modeling KW  power management KW  lowpower design KW  energyaware systems KW  performance analysis KW  design aids. VL  54 JA  IEEE Transactions on Computers ER   
[1] R. Bergamaschi, I. Bolsens, R. Gupta, R. Harr, A. Jerraya, K. Keutzer, K. Olukotun, and K. Vissers, “Are SingleChip Multiprocessors in Reach?” IEEE Design and Test of Computers, vol. 18, no. 1, pp. 8289, Jan./Feb. 2001.
[2] W. Wolf, “How Many System Architectures?” Computer, vol. 36, no. 3, pp. 9395, Mar. 2003.
[3] F. Karim, A. Mellan, A. Nguyen, U. Aydonat, and T. Abdelrahman, “A Multilevel Computing Architecture for Embedded Multimedia Applications,” IEEE Micro, vol. 24, no. 3, pp. 5666, MayJune 2004.
[4] J.M. Paul, “Programmer's View of SoCs,” Proc. Int'l Conf. Hardware/Software Codesign and System Synthesis (CODESISSS), pp. 159161, Oct. 2003.
[5] J.L. Henning, “SPEC CPU2000: Measuring CPU Performance in the New Millennium,” Computer, vol. 33, no. 7, pp. 2835, July 2000.
[6] M.R. Guthaus, J.S. Ringenberg, D. Ernst, T.M. Austin, T. Mudge, and R.B. Brown, “MiBench: A Free, Commercially Representative Embedded Benchmark Suite,” Proc. 2001 IEEE Int'l Workshop Workload Characterization (WWC4), pp. 314, Dec. 2001.
[7] J.M. Paul, D.E. Thomas, and A. Bobrek, “BenchmarkBased Design Strategies for Single Chip Heterogeneous Multiprocessors,” Proc. Second IEEE/ACM/IFIP Int'l Conf. Hardware/Software Codesign and System Synthesis, 2004, pp. 5459, 2004.
[8] A.S. Cassidy, J.M. Paul, and D.E. Thomas, “Layered, MultiThreaded, HighLevel Performance Design,” Proc. Design, Automation and Test in Europe Conf. and Exhibition, 2003, pp. 954959, 2003.
[9] J.M. Paul, A. Bobrek, J.E. Nelson, J.J. Pieper, and D.E. Thomas, “Schedulers as ModelBased Design Elements in Programmable Heterogeneous Multiprocessors,” Proc. Design Automation Conf., 2003, pp. 408411, June 2003.
[10] A. Bobrek, J.J. Pieper, J.E. Nelson, J.M. Paul, and D.E. Thomas, “Modeling Shared Resource Contention Using a Hybrid Simulation/Analytical Approach,” Proc. Design, Automation and Test in Europe Conf. and Exhibition, 2004, vol. 2, pp. 11441149, Feb. 2004.
[11] J.M. Paul, S.N. Peffers, and D.E. Thomas, “A Codesign Virtual Machine for Hierarchical, Balanced Hardware/Software System Modeling,” Proc. Design Automation Conf., pp. 390395, 2000.
[12] C.L. Seitz, “System Timing,” Introduction to VLSI Systems, C. Mead and L. Conway, eds., Reading, Mass.: AddisonWesley, 1980.
[13] C. Brandolese, W. Fomacian, F. Salice, and D. Sciuto, “An InstructionLevel FunctionalityBased Energy Estimation Model for 32Bits Microprocessors,” Proc. Design Automation Conf., pp. 346350, 2000.
[14] X. Liu and M.C. Papaefthymiou, “A Static Power Estimation Methodology for IPBased Design,” Proc. Design, Automation and Test in Europe, 2001, Conf. and Exhibition, pp. 280287, 2001.
[15] E. Macii, M. Pedram, and F. Somenzi, “HighLevel Power Modeling, Estimation, and Optimization,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 17, no. 11, pp. 10611079, Nov. 1998.
[16] I. Kadayif, M. Kandemir, N. Vijaykrishnan, M.J. Irwin, and A. Sivasubramaniam, “EAC: A Compiler Framework for HighLevel Energy Estimation and Optimization,” Proc. Design, Automation and Test in Europe Conf. and Exhibition, 2002, pp. 436442, 2002.
[17] M. Lajolo, A. Raghunathan, S. Dey, and L. Lavagno, “CosimulationBased Power Estimation for SystemonChip Design,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 10, no. 3, pp. 253266, June 2002.
[18] D. Brooks, V. Tiwari, and M. Martonosi, “Wattch: A Framework for ArchitecturalLevel Power Analysis and Optimizations,” Proc. 27th Int'l Symp. Computer Architecture, 2000, pp. 8394, 2000.
[19] W. Ye, N. Vijaykrishnan, M. Kandemir, and M.J. Irwin, “The Design and Use of Simplepower: A CycleAccurate Energy Estimation Tool,” Proc. Design Automation Conf., 2000, pp. 340345, 2000.
[20] N. Kim, T. Kgil, V. Bertacco, T. Austin, and T. Mudge, “Microarchitectural Power Modeling Techniques for Deep SubMicron Microprocessors,” Proc. In'tl Symp. Low Power Electronics and Design (ISLPED), pp. 212217, Aug. 2004.
[21] D. Burger and T.M. Austin, “The SimpleScalar Tool Set, Version 2.0,” SIGARCH Computer Architecture News, vol. 25, no. 3, pp. 1325, 1997.
[22] J.T. Russell and M.F. Jacome, “Software Power Estimation and Optimization for High Performance, 32Bit Embedded Processors,” Proc. Int'l Conf. Computer Design: VLSI in Computers and Processors (ICCD '98), pp. 328333, Oct. 1998.
[23] A. Bona, M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, and R. Zafalon, “Energy Estimation and Optimization of Embedded VLIW Processors Based on Instruction Clustering,” Proc. Design Automation Conf., pp. 886891, 2002.
[24] G. Qu, N. Kawabe, K. Usami, and M. Potkonjak, “FunctionLevel Power Estimation Methodology for Microprocessors,” Proc. Design Automation Conf., pp. 810813, 2000.
[25] M.T.C. Lee, V. Tiwari, S. Malik, and M. Fujita, “Power Analysis and Minimization Techniques for Embedded DSP Software,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 5, no. 1, pp. 123135, Mar. 1997.
[26] T.D. Burd, T.A. Pering, A.J. Stratakos, and R.W. Brodersen, “A Dynamic Voltage Scaled Microprocessor System,” IEEE J. SolidState Circuits, vol. 35, no. 11, pp. 15711580, Nov. 2000.
[27] V. Tiwari and M.T.C. Lee, “Power Analysis of a 32Bit Embedded Microcontroller,” Proc. Design Automation Conf., 1995, Proc. ASPDAC '95/CHDL '95/VLSI '95, IFIP Int'l Conf. Hardware Description Languages; IFIP Int'l Conf. Very Large Scale Integration, Asian and South Pacific, pp. 141148, 1995.
[28] V. Tiwari, S. Malik, A. Wolfe, and M.T.C. Lee, “Instruction Level Power Analysis and Optimization of Software,” Proc. Ninth Int'l Conf. VLSI Design, pp. 326328, Jan. 1996.
[29] J. Flinn and M. Satyanarayanan, “PowerScope: A Tool for Profiling the Energy Usage of Mobile Applications,” Proc. Second IEEE Workshop Mobile Computing Systems and Applications (WMCSA '99), pp. 210, Feb. 1999.
[30] A.J. KleinOsowski and D.J. Lilja, “MinneSPEC: A New SPEC Benchmark Workload for SimulationBased Computer Architecture Research,” Computer Architecture Letters, vol. 1, June 2002.
[31] M.B. Srivastava, A.P. Chandrakasan, and R.W. Brodersen, “Predictive System Shutdown and Other Architectural Techniques for Energy Efficient Programmable Computation,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 4, no. 1, pp. 4255, Mar. 1996.
[32] A. Waizman and C. CheeYee, “Package Capacitors Impact on Microprocessor Maximum Operating Frequency,” Proc. 51st Electronic Components and Technology Conf., pp. 118122, 2001.
[33] Intel PXA26x Processor Design Guide, ftp://download.intel.com/design/pca/applicationsprocessors/ manuals27863902.pdf, Oct. 2002.
[34] Transmeta Crusoe Processor Model TM5500 Processor Product Brief, http://www.transmeta.com/pdfsTM5500_product brief_030206.pdf , Feb. 2003.
[35] T. Weiyu, R. Gupta, and A. Nicolau, “Power Savings in Embedded Processors through Decode Filter Cache,” Proc. Design, Automation and Test in Europe Conf. and Exhibition, pp. 443448, 2002.