
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Suhwan Kim, Conrad H. Ziesler, Marios C. Papaefthymiou, "ChargeRecovery Computing on Silicon," IEEE Transactions on Computers, vol. 54, no. 6, pp. 651659, June, 2005.  
BibTex  x  
@article{ 10.1109/TC.2005.91, author = {Suhwan Kim and Conrad H. Ziesler and Marios C. Papaefthymiou}, title = {ChargeRecovery Computing on Silicon}, journal ={IEEE Transactions on Computers}, volume = {54}, number = {6}, issn = {00189340}, year = {2005}, pages = {651659}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2005.91}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  ChargeRecovery Computing on Silicon IS  6 SN  00189340 SP651 EP659 EPD  651659 A1  Suhwan Kim, A1  Conrad H. Ziesler, A1  Marios C. Papaefthymiou, PY  2005 KW  Energyrecovering circuits KW  adiabatic computing KW  reversible logic KW  resonant systems KW  energy efficient computing KW  voltage scaling. VL  54 JA  IEEE Transactions on Computers ER   
[1] K. Roy, S. Mukhopadhyay, and H. MahmoodiMeimand, “Leakage Current Mechanism and Leakage Reduction Techniques in DeepSubmicrometer CMOS Circuits,” Proc. IEEE, vol. 91, no. 2, pp. 305327, Feb. 2003.
[2] C.H. Bennett and R. Landauer, “The Fundamental Physical Limits of Computation,” Scientific Am., vol. 253, no. 1, pp. 3846, July 1985.
[3] S. Kim, C. Ziesler, and M.C. Papaefthymiou, “A True SinglePhase 8Bit Adiabatic Multiplier,” Proc. 38th ACM/IEEE Design Automation Conf., pp. 758763, June 2001.
[4] S. Kim, C.H. Ziesler, and M.C. Papaefthymiou, “A True SinglePhase EnergyRecovery Multiplier,” IEEE Trans. VLSI Systems, vol. 11, no. 2, pp. 194207, Apr. 2003.
[5] C. Ziesler, J. Kim, V. Sathe, and M.C. Papaefthymiou, “A 225MHz Resonant Clocked ASIC Chip,” Proc. Int'l Symp. LowPower Electronics and Design, pp. 4853, Aug. 2003.
[6] S.G. Younis, “Asymptotically Zero Energy Computing Using SplitLevel Charge Recovery Logic,” PhD thesis, Massachusetts Inst. of Tech nology, 1994.
[7] J. Lim, D. Kim, and S. Chae, “A 16Bit CarryLookahead Adder Using Reversible Energy Recovery Logic for UltraLowEnergy Systems,” IEEE J. SolidState Circuits, vol. 34, no. 6, pp. 898903, June 1999.
[8] C. Vieru, “Pendulum: A Reversible Computer Architecture,” SM thesis, Massachusetts Inst. of Tech nology, 1995.
[9] W.C. Athas, L.J. Svensson, J.G. Koller, N. Tzartzanis, and Y. Chou, “LowPower Digital Systems Based on AdiabaticSwitching Principles,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 2, no. 4, pp. 398406, Dec. 1994.
[10] A. Kramer, J.S. Denker, S.C. Avery, A.G. Dickinson, and T.R. Wik, “Adiabatic Computing with the 2N2N2D Logic Family,” Digest Technical Papers IEEE Symp. VLSI Circuits, pp. 2526, Apr. 1994.
[11] A. Kramer, J.S. Denker, B. Flower, and J. Moroney, “2nd Order Adiabatic Computation with 2N2P and 2N2N2P Logic Circuits,” Proc. Int'l Symp. Low Power Design, pp. 191196, 1995.
[12] Y. Moon and D. Jeong, “An Efficient Charge Recovery Logic Circuit,” IEEE J. SolidState Circuits, vol. 31, no. 4, pp. 514522, Apr. 1996.
[13] V.G. Oklobdzija and D. Maksimovic, “PassTransistor Adiabatic Logic Using Single PowerClock Supply,” IEEE Trans. Circuits and SystemsII: Analog and Digital Signal Processing, vol. 44, no. 10, pp. 842846, Oct. 1997.
[14] D. Maksimovic, V.G. Oklobdzija, B. Nikolic, and K.W. Current, “Clocked CMOS Adiabatic Logic with Integrated SinglePhase PowerClock Supply,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 8, no. 4, pp. 460463, Aug. 2000.
[15] W.C. Athas, N. Tzartzanis, L.J. Svensson, and L. Peterson, “A LowPower Microprocessor Based on Resonant Energy,” IEEE J. SolidState Circuits, vol. 32, no. 11, pp. 16931701, Nov. 1997.
[16] W. Athas, N. Tzartzanis, W. Mao, L. Peterson, R. Lal, K. Chong, J.S. Moon, L. Svensson, and M. Bolotski, “The Design and Implmementation of a LowPower ClockPowered Microprocessor,” IEEE J. SolidState Circuits, vol. 35, no. 11, pp. 15611570, Nov. 2000.
[17] S. Kim and M.C. Papaefthymiou, “SinglePhase SourceCoupled Adiabatic Logic,” Proc. Int'l Symp. LowPower Electronics and Design, pp. 9799, Aug. 1999.
[18] J. Wood, T. Edwards, and S. Lipa, “Rotary TravellingWave Oscillator Arrays: A New Clock Technology,” IEEE J. SolidState Circuits, vol. 36, no. 11, pp. 16541665, Nov. 2001.
[19] Y. Moon and D.K. Jeong, “A 32x32b Adiabatic Register File with Supply Clock Generator,” IEEE J. SolidState Circuits, vol. 33, no. 5, pp. 696701, May 1998.
[20] D. Somasekhar, Y. Ye, and K. Roy, “An Energy Recovering Static RAM Memory Core,” Proc. Int'l Symp. Low Power Design, pp. 911, Oct. 1995.
[21] N. Tzartzanis, W.C. Athas, and L. Svensson, “A LowPower SRAM with Resonantly Powered Data, Address, Word, and Bit Lines,” Proc. European SolidState Circuits Conf., pp. 336339, Sept. 2000.
[22] J. Kim, C.H. Ziesler, and M.C. Papaefthymiou, “Energy Recovering Static Memory,” Proc. Int'l Symp. LowPower Electronics and Design, pp. 9297, Aug. 2002.
[23] J. Kim and M.C. Papaefthymiou, “ConstantLoad Energy Recovery Memory for Efficient HighSpeed Operation,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 240243, Aug. 2004.
[24] J. Ammer, M. Bolotski, P. Alvelda, and T. Knight, “A 160x120 Pixel LiquidCrystalonSilicon Microdisplay with an Adiabatic DAC,” Proc. IEEE Int'l SolidState Circuits Conf., pp. 212213, Nov. 1999.