This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Dynamic Task-Level Voltage Scheduling Optimizations
May 2005 (vol. 54 no. 5)
pp. 508-520
Energy versus delay trade-offs are explored for systems that must manage energy expenditure as well as computation deadlines. The focus is execution of a single process on a single processor. Two probabilistic process models are considered, along with a family of power dissipation models. The first process model assumes that process complexity is exactly c cycles with probability p(c). The second model considers the detailed branching and loop structure of the code. Probabilities are attached at branch points. The power models assume that energy dissipation per cycle is proportional to v^m and that execution time for a cycle is proportional to v^{-n}, where v is supply voltage. The energy versus delay trade-off is implemented using dynamic voltage and clock adjustments. The problems solved include 1) minimize expected execution time given a hard energy budget and 2) minimize expected energy expenditure given a hard deadline. The problem of minimimizing the expected value of Q(E,T), where Q is a penalty function and E and T are, respectively, total energy and total time, is also solved using the first process model. Analysis determines theoretical conditions where it may be profitable to switch voltage or modify an a priori voltage schedule.

[1] Advanced Micro Devices Corp., http:/www.amd.com, Mar. 2004.
[2] AeroVironment Corp., http:/www.aerovironment.com, Mar. 2004.
[3] H. Aydin, R. Melhem, D. Mossé, and P. Mejía-Alvarez, “Determining Optimal Processor Speeds for Periodic Real-Time Tasks with Different Power Characteristics,” Proc. Euromicro Conf. Real-Time Systems, pp. 225-232, 2001.
[4] H. Aydin, R. Melhem, D. Mossé, and P. Mejía-Alvarez, “Optimal Reward-Based Scheduling for Periodic Real-Time Tasks,” IEEE Trans. Computers, vol. 50, no. 2, pp. 111-130, Feb. 2001.
[5] J. Barnett, “Application-Level Power Awareness,” Power Aware Computing, R. Graybill and R. Melhem, eds., pp. 227-242, Kluwer, 2002.
[6] J. Barnett, “How Much Is Control Knowledge Worth? A Primitive Example,” Artificial Intelligence, vol. 22, no. 1, pp. 77-89, 1984.
[7] K. Blazewicz, E. Ecker, E. Pesch, G. Schmidt, and J. Weglarz, Scheduling Computer and Manufacturing Processes, pp. 346-350, Berlin: Springer-Verlag, 1996.
[8] B. Bohem, E. Horowitz, R. Madachy, D. Reifer, B. Clark, B. Steece, A. Brown, S. Chulain, and C. Abts, Software Cost Estimates with COCOMO II. Prentice Hall, 2000.
[9] R. Buck, Advanced Calculus, pp. 296-298, 375-385. McGraw-Hill, 1956.
[10] T. Burd and R. Brodersen, “Energy Efficient CMOS Microprocessor Design,” Proc. Hawaii Int'l Conf. System Sciences (HICSS), pp. 288-297, 1995.
[11] T. Burd, T. Pering, A. Statakos, and R. Brodersen, “A Dynamic Voltage Scaled Microprocessor Systems,” IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1571-1580, 2000.
[12] G. Cao, “Proactive Power-Aware Cache Management for Mobile Computing,” IEEE Trans. Computers, vol. 51, no. 6, pp. 608-621, June 2002.
[13] A. Chandrakasan, V. Gutnik, and T. Xanthopoulos, “Data Driven Signal Processing: An Approach for Energy Efficient Computing,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 347-352, 1996.
[14] A. Chandrakasan, S. Sheng, and R. Brodersen, “Low-Power CMOS Digital Design,” IEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 473-484, 1992.
[15] D. Gillies and W. Liu, “Scheduling Tasks with AND/OR Precedence Constraints,” SIAM J. Computing, vol. 24, no. 4, pp. 797-810, 1995.
[16] F. Gruian, “Hard Real-Time Scheduling for Low-Energy Using Stochastic Data and DVS Processors,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 46-51, 2001.
[17] F. Gruian, “On Energy Reduction in Hard Real-Time Systems Containing Tasks with Stochastic Execution Times,” Proc. IEEE Workshop Real-Time Embedded Systems, pp. 11-16, 2001.
[18] V. Gutnik and A. Chandrakasan, “An Efficient Controller for Variable Supply Voltage Low Power Processing,” Proc. Symp. VLSI Circuits, pp. 158-159, 1996.
[19] G. Hardy, J. Littlewood, and G. Pólya, Inequalities. Cambridge Univ. Press, 1988.
[20] M. Igarashi, K. Usami, K. Nogami, F. Minami, Y. Kawasaki, T. Aoki, M. Takano, C. Mizuno, T. Ishikawa, M. Kanazawa, S. Sonoda, M. Ichida, and N. Hatanaka, “A Low-Power Design Method Using Multiple Supply Voltages,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 36-41, 1997.
[21] Intel Corp., http://developer.intel.com/designintelxscale , Mar. 2004.
[22] Intel, Microsoft, and Toshiba, Advanced Configuration and Power Management Interface (ACPI) Specification, http:/www.acpi.info, Mar. 2004.
[23] Int'l Business Machines, http:/www.ibm.com, Mar. 2004.
[24] T. Ishihara and H. Yasuura, “Voltage Scheduling Problems for Dynamically Variable Voltage Processors,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 197-202, 1998.
[25] J. Jalminger and P. Stenström, “Improvement of Energy-Efficiency in Off-Chip Caches by Selective Prefetching,” Microprocessors and Microsystems, vol. 26, no. 3, pp. 107-121, 2002.
[26] P. Kumar and M. Srivastava, “Predictive Strategies for Low-Power RTOS Scheduling,” Proc. IEEE Int'l Conf. Computer Design: VLSI in Computers and Processors, p. 343, 2000.
[27] S. Lee and T. Sakurai, “Run-Time Voltage Hopping for Low-Power Real-Time Systems,” Proc. 37th Design Automation Conf., pp. 806-809, 2000.
[28] D. Li, P. Chou, and N. Bagherzadeh, “Topology Selection for Energy Minimization in Embedded Networks,” Proc. Asia South-Pacific Design Automation Conf. (ASPDAC), pp. 693-696, 2003.
[29] J. Lorch and A. Smith, “Improving Dynamic Voltage Scaling Algorithms with PACE,” Proc. ACM Sigmetrics, pp. 50-61, 2001.
[30] A. Manzak and C. Chakrabarti, “Variable Voltage Task Scheduling Algorithms for Minimizing Energy,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 279-282, 2001.
[31] A. Martin, M. Nyström, and P. Pénzes, “$Et^2$ : A Metric for Time and Energy Efficiency of Computation,” Power Aware Computing, R. Graybill and R. Melhem, eds., pp. 293-315, Kluwer, 2002.
[32] R. Melhem, N. AbouGhazaleh, and D. Mossé, “Power Management Points in Power-Aware Real-Time Systems,” Power Aware Computing, R. Graybill and R. Melhem, eds., pp. 127-152, Kluwer, 2002.
[33] S. Mohanty, J. Ou, and V. Prasanna, “An Estimation and Simulation Framework for Energy Efficient Design Using Platform FPGAs,” Proc. IEEE Symp. Field-Programmable Custom Computing Machines, p. 290, Apr. 2003.
[34] D. Mossé, H. Aydin, B. Childers, and R. Melhem, “Compiler-Assisted Dynamic Power-Aware Scheduling for Realtime Applications,” Proc. Workshop Compilers and Operating Systems for Low Power, Oct. 2000.
[35] W. Namgoang, M. Yu, and T. Meg, “A High Efficiency Variable-Voltage CMOS Dynamic DC-DC Switching Regulator,” Proc. IEEE Int'l Solid-State Circuits Conf., pp. 380-391, 1997.
[36] P. Pillai and K. Shin, “Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems,” Proc. ACM Symp. Operating Systems Principles, pp. 89-102, 2001.
[37] J. Pouwelse, K. Langendoen, and H. Sips, “Energy Priority Scheduling for Variable Voltage Processors,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 28-33, 2001.
[38] Q. Qiu and M. Pedram, “Dynamic Power Management Based on Continuous-Time Markov Decision Processes,” Proc. Design Automation Conf. 36, pp. 555-561, 1999.
[39] V. Raghunathan, P. Spanos, and M. Srivastava, “Adaptive Power-Fidelity in Energy Aware Wireless Embedded Systems,” Proc. IEEE Real-Time Systems Symp., p. 106, 2001.
[40] T. Sakurai and A. Newton, “Alpha-Power Law MOS-FET Models and Its Applications to CMOS Inverter Delay and Other Formulas,” IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 584-594, 1990.
[41] D. Shin, J. Kim, and S. Lee, “Intra-Task Voltage Scheduling for Low-Energy Hard Real-Time Applications,” IEEE Design and Test of Computers, vol. 18, no. 2, pp. 20-30, Mar./Apr. 2001.
[42] P. Shriver, M. Gokhale, S. Briles, D. Kang, M. Cai, K. McCabe, S. Crago, and J. Suh, “A Power-Aware, Satellite-Based Parallel Signal Processing Scheme,” Power Aware Computing, R. Graybill and R. Melhem, eds., pp. 243-259, Kluwer, 2002.
[43] K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, A. Chiba, Y. Watanabe, K. Matsuda, T. Maeda, and T. Kuroda, “300MIPS/W RISC Core Processor with Variable Voltage Supply-Voltage Scheme in Variable Threshold-Voltage CMOS,” Proc. Int'l Computing Conf., pp. 587-590, 1997.
[44] Transmeta Corp., http:/www.transmeta.com, Mar. 2004.
[45] P. Yang, C. Wong, P. Marchal, F. Catthoor, D. Desmet, D. Verkest, and R. Lauwereins, “Energy-Aware Runtime Scheduling for Embedded-Multiprocessor SOCs,” IEEE Design and Test of Computers, vol. 18, no. 5, pp. 46-58, Sept./Oct. 2001.
[46] F. Yao, A. Demers, and S. Shenker, “A Scheduling Model for Reduced CPU Energy,” Proc. IEEE Ann. Symp. Foundations of Computer Science, pp. 374-382, 1995.
[47] W. Ye, J. Heidemann, and D. Estrin, “An Energy-Efficient MAC Protocol for Wireless Sensor Networks,” Proc. IEEE INFOCOM, pp. 1567-1576, 2002.
[48] D. Zhu, D. Mossé, and R. Melhem, “Power Aware Scheduling for AND/OR Graphs in Real-Time Systems,” IEEE Trans. Parallel and Distributed Systems, vol. 15, no. 9, pp. 849-864, Sept. 2004.
[49] V. Zyuban and P. Kogge, “Inherently Lower-Power High-Performance Superscalar Architectures,” IEEE Trans. Computers, vol. 50, no. 3, pp. 268-285, Mar. 2001.

Index Terms:
Energy-aware systems, energy management, time management, dynamic voltage scheduling, agile voltage scheduling, power management points.
Citation:
Jeffrey A. Barnett, "Dynamic Task-Level Voltage Scheduling Optimizations," IEEE Transactions on Computers, vol. 54, no. 5, pp. 508-520, May 2005, doi:10.1109/TC.2005.77
Usage of this product signifies your acceptance of the Terms of Use.