This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Software-Based Self-Testing of Embedded Processors
April 2005 (vol. 54 no. 4)
pp. 461-475
Embedded processor testing techniques based on the execution of self-test programs have been recently proposed as an effective alternative to classic external tester-based testing and pure hardware built-in self-test (BIST) approaches. Software-based self-testing is a nonintrusive testing approach and provides at-speed testing capability without any hardware or performance overheads. In this paper, we first present a high-level, functional component-oriented, software-based self-testing methodology for embedded processors. The proposed methodology aims at high structural fault coverage with low test development and test application cost. Then, we validate the effectiveness of the proposed methodology as a low-cost alternative over structural software-based self-testing methodologies based on automatic test pattern generation and pseudorandom testing. Finally, we demonstrate the effectiveness and efficiency of the proposed methodology by completely applying it on two different processor implementations of a popular RISC instruction set architecture including several gate-level implementations.

[1] ITRS, 2001 edition, http://public.itrs.net/Files/2001ITRSHome.htm .
[2] G. Hetherington, T. Fryars, N. Tamarapalli, M. Kassab, A. Hassan, and J. Rajski, “Logic BIST for Large Industrial Designs: Real Issues and Case Studies,” Proc. Int'l Test Conf., pp. 358-367, 1999.
[3] L. Chen and S. Dey, “Software-Based Self-Testing Methodology for Processor Cores,” IEEE Trans. Compter-Aided Design of Integrated Circuits and Systems, vol. 20, no. 3, pp. 369-380, Mar. 2001.
[4] J. Shen and J. Abraham, “Native Mode Functional Test Generation for Microprocessors with Applications to Self-Test and Design Validation,” Proc. Int'l Test Conf., pp. 990-999, 1998.
[5] K. Batcher and C. Papachristou, “Instruction Randomization Self Test for Processor Cores,” Proc. VLSI Test Symp., pp. 34-40, 1999.
[6] P. Parvathala, K. Maneparambil, and W. Lindsay, “FRITS— A Microprocessor Functional BIST Method,” Proc. Int'l Test Conf., pp. 590-598, 2002.
[7] F. Corno, M. Sonza Reorda, G. Squillero, and M. Violante, “On the Test of Microprocessor IP Cores,” Proc. Design Automation & Test in Europe Conf., pp. 209-213, 2001.
[8] F. Corno, G. Cumani, M. Sonza Reorda, and G. Squillero, “Fully Automatic Test Program Generation for Microprocessor Cores,” Proc. Design Automation & Test in Europe Conf., pp. 1006-1011, 2003.
[9] L. Chen, S. Ravi, A. Raghunathan, and S. Dey, “A Scalable Software-Based Self-Testing Methodology for Programmable Processors,” Proc. Design Automation Conf., pp. 548-553, 2003.
[10] N. Kranitis, A. Paschalis, D. Gizopoulos, and Y. Zorian, “Instruction-Based Self-Testing of Processor Cores,” J. Electronic Testing: Theory and Applications, no. 19, pp. 103-112, 2003.
[11] A. Krstic, L. Chen, W.C. Lai, K.T. Cheng, and S. Dey, “Embedded Software-Based Self-Test for Programmable Core-Based Designs,” IEEE Design and Test of Computers, pp. 18-26, July/Aug. 2002.
[12] S.M. Thatte and J.A. Abraham, “Test Generation for Microprocessors,” IEEE Trans. Computers, vol. 29, no. 6, pp. 429-441, June 1980.
[13] H. Kim and J. Hayes, “Realization-Independent ATPG for Designs with Unimplemented Blocks,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 2, pp. 290-306, Feb. 2001.
[14] A. Paschalis, D. Gizopoulos, N. Kranitis, M. Psarakis, and Y. Zorian, “An Effective BIST Architecture for Fast Multiplier Cores,” Proc. Design Automation & Test in Europe Conf., pp. 117-121, 1999.
[15] D. Gizopoulos, A. Paschalis, and Y. Zorian, “An Effective Built-In Self-Test Scheme for Parallel Multipliers,” IEEE Trans. Computers, vol. 48, no. 9, pp. 936-950, Sept. 1999.
[16] Plasma CPU Model, http://www.opencores.org/projectsmips, 2005.
[17] G. Kane and J. Heinrich, MIPS RISC Architecture. Prentice Hall, 1992.
[18] ASIP Meister, http:/www.eda-meister.org, 2005.
[19] J. Pihl and E. Sand Arithmetic Module Generator, http://www.fysel.ntnu.nomodgen, 2005.

Index Terms:
Embedded processors, processor self-testing, software-based self-testing, low-cost testing.
Citation:
Nektarios Kranitis, Antonis Paschalis, Dimitris Gizopoulos, George Xenoulis, "Software-Based Self-Testing of Embedded Processors," IEEE Transactions on Computers, vol. 54, no. 4, pp. 461-475, April 2005, doi:10.1109/TC.2005.68
Usage of this product signifies your acceptance of the Terms of Use.