
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Albert Danysh, Dimitri Tan, "Architecture and Implementation of a Vector/SIMD MultiplyAccumulate Unit," IEEE Transactions on Computers, vol. 54, no. 3, pp. 284293, March, 2005.  
BibTex  x  
@article{ 10.1109/TC.2005.41, author = {Albert Danysh and Dimitri Tan}, title = {Architecture and Implementation of a Vector/SIMD MultiplyAccumulate Unit}, journal ={IEEE Transactions on Computers}, volume = {54}, number = {3}, issn = {00189340}, year = {2005}, pages = {284293}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2005.41}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Architecture and Implementation of a Vector/SIMD MultiplyAccumulate Unit IS  3 SN  00189340 SP284 EP293 EPD  284293 A1  Albert Danysh, A1  Dimitri Tan, PY  2005 KW  Parallel KW  highspeed arithmetic KW  multimedia KW  datapath design KW  VLSI KW  MAC KW  multiplyaccumulate KW  multiplier KW  vector KW  SIMD KW  Booth KW  Wallace KW  signed KW  unsigned KW  integer KW  fixedpoint. VL  54 JA  IEEE Transactions on Computers ER   
[1] C.G. Lee and M.G. Stoodley, “Simple Vector Microprocessors for Multimedia Applications,” Proc. 31st Ann. ACM/IEEE Int'l Symp. Microarchitecture, pp. 2536, 1998.
[2] R.B. Lee, “Multimedia Extensions for GeneralPurpose Processors,” Proc. Signal Processing Systems (SIPS '97), pp. 923, Nov. 1997.
[3] K. Ganapathy et al., “Processors with Data Typer and Aligner Selectively Coupling Data Bits of Data Buses to Adder and Multiplier Functional Blocks to Execute Instructions with Flexible Data Types,” US Patent 6,557,096 29 Apr. 2003.
[4] A.D. Booth, “A Signed Binary Multiplication Algorithm,” Quarterly J. Mechanical and Applied Math., vol. 4, pp. 236240, 1951.
[5] S. Vassiliadis, E.M. Schwarz, and B.M. Sung, “HardWired Multipliers with Encoded Partial Products,” IEEE Trans. Computers, vol. 40, no. 11, pp. 11811197, Nov. 1991.
[6] N. Burgess, “Removal of SignExtension Circuitry from Booth's Algorithm MultiplierAccumulators,” Electric Letters, vol. 26, no. 17, pp. 14131415, Aug. 1990.
[7] C.S. Wallace, “A Suggestion for a Fast Multiplier,” IEEE Trans. Electronic Computers, vol. 13, pp. 1417, 1964.
[8] L. Dadda, “Some Schemes for Parallel Multipliers,” Alta Freq., vol. 34, pp. 349356, 1965.
[9] C.R. Baugh and B.A. Wooley, “A Two's Complement Parallel Array Multiplication Algorithm,” IEEE Trans. Computers, vol. 22, no. 12, pp. 10451047, Dec. 1973.
[10] B. Parhami, Computer Arithmetic— Algorithms and Hardware Designs, pp. 178180, 191195, 2000.
[11] G.W. Bewick, “Fast Multiplication Algorithms and Implementation,” PhD dissertation, Stanford Univ., Feb. 1994.
[12] M.S. Schmookler et al., “A LowPower, HighSpeed Implementation of a PowerPC Microprocessor Vector Extension,” Proc. 14th IEEE Symp. Computer Arithmetic, pp. 1219, 1999.
[13] A.A. Farooqui and V.G. Oklobdzija, “General DataPath Organization of a MAC Unit for VLSI Implementation of DSP Processors,” Proc. IEEE Int'l Symp. Circuits and Systems, vol. 2, pp. 260263, 1998.
[14] W.F. Wong and E. Goto, “Division and SquareRooting Using A Split Multiplier,” Electric Letters, vol. 28, no. 18, pp. 17581759, Aug. 1992.
[15] Y. Liao and D.B. Roberts, “A HighPerformance and LowPower 32Bit MultiplyAccumulate Unit with SingleInstructionMultipleData (SIMD) Feature,” IEEE J. SolidState Ciruits, vol. 37, no. 7, July 2002.
[16] H. Lee et al., “Virtual Parallel MultiplierAccumulator,” US Patent 6,622,153, 16 Sept. 2003.
[17] A.N. Danysh and E.E. Swartzlander Jr., “A Recursive Fast Multiplier,” Proc. 32nd Asilomar Conf. Signals, Systems, and Computers, vol. 1, pp 197201, Nov. 1998.
[18] S. Krithivasan and M.J. Schulte, “Multiplier Architectures for Media Processing,” Proc. 37th Asilomar Conf. Signals, Systems, and Computers, pp. 21932197, Nov. 2003.
[19] F. Chehrazi et al., “High Performance Pipelined Data Path for a Media Processor,” US Patent 6,282,556, Aug. 2001.
[20] K.C. Tang, A.K.M. Wu, A.S. Fong, and D.C.W. Pao, “Integrated Partition Integer Execution Unit for Multimedia and Conventional Applications,” Proc. IEEE Int'l Conf. Electronics, Circuits, and Systems, vol. 2, pp. 103107, 1998.
[21] N. Burgess, “PAPA— Packed Arithmetic on a Prefix Adder For Multimedia Applications,” Proc. IEEE Int'l Conf. ApplicationSpecific Systems, Architectures and Processors, pp. 197207, July 2002.
[22] A.A. Farooqui, V.G. Oklobdzija, and F. Chehrazi, “Multiplexer Based Adder for Media Signal Processing,” Proc. 1999 Int'l Symp. VLSI Technnology, Systems, and Applications, pp 100103, June 1999.