The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.03 - March (2005 vol.54)
pp: 272-283
ABSTRACT
We present a high-performance low-power design of linear array multipliers based on a combination of the following techniques: signal flow optimization in [3:2] adder array for partial product reduction, left-to-right leapfrog (LRLF) signal flow, and splitting of the reduction array into upper/lower parts. The resulting upper/lower LRLF (ULLRLF) multiplier is compared with tree multipliers. From automatic layout experiments, we find that ULLRLF multipliers have similar power, delay, and area as tree multipliers for n \leq 32. With more regularity and inherently shorter interconnects, the ULLRLF structure presents a competitive alternative to tree structures in the design of fast low-power multipliers implemented in deep submicron VLSI technology.
INDEX TERMS
Left-to-right array multiplier, tree multiplier, high-performance design, low-power design, layout regularity.
CITATION
Zhijun Huang, Milo? D. Ercegovac, "High-Performance Low-Power Left-to-Right Array Multiplier Design", IEEE Transactions on Computers, vol.54, no. 3, pp. 272-283, March 2005, doi:10.1109/TC.2005.51
2 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool