
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Zhijun Huang, Milo? D. Ercegovac, "HighPerformance LowPower LefttoRight Array Multiplier Design," IEEE Transactions on Computers, vol. 54, no. 3, pp. 272283, March, 2005.  
BibTex  x  
@article{ 10.1109/TC.2005.51, author = {Zhijun Huang and Milo? D. Ercegovac}, title = {HighPerformance LowPower LefttoRight Array Multiplier Design}, journal ={IEEE Transactions on Computers}, volume = {54}, number = {3}, issn = {00189340}, year = {2005}, pages = {272283}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2005.51}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  HighPerformance LowPower LefttoRight Array Multiplier Design IS  3 SN  00189340 SP272 EP283 EPD  272283 A1  Zhijun Huang, A1  Milo? D. Ercegovac, PY  2005 KW  Lefttoright array multiplier KW  tree multiplier KW  highperformance design KW  lowpower design KW  layout regularity. VL  54 JA  IEEE Transactions on Computers ER   
[1] K.C. Bickerstaff, E.E. Swartzlander Jr., and M.J. Schulte, “Analysis of Column Compression Multipliers,” Proc. 15th IEEE Symp. Computer Arithmetic, pp. 3329, 2001.
[2] B. Chen and I. Nedelchev, “Power Compiler: A GateLevel Power Optimization and Synthesis System,” Proc. 1997 IEEE Int'l Conf. Computer Design, pp. 7479, Oct. 1997.
[3] L. Ciminiera and P. Montuschi, “CarrySave Multiplication Schemes without Final Addition,” IEEE Trans. Computers, vol. 45, no. 9, pp. 10501055, Sept. 1996.
[4] A.N. Danysh and E.E. Swartzlander Jr., “A Recursive Fast Multiplier,” Proc. 32th Asilomar Conf. Signals, Systems, and Computers, pp. 197201, Nov. 1998.
[5] M.D. Ercegovac and T. Lang, “Fast Multiplication without CarryPropagate Addition,” IEEE Trans. Computers, vol. 39, no. 11, pp. 13851390, Nov. 1990.
[6] M.D. Ercegovac and T. Lang, Digital Arithmetic. Morgan Kaufmann Publishers, Elsevier Science Ltd., 2004.
[7] A. Goldovsky et al., “Design and Implementation of a 16 By 16 LowPower Two's Complement Multiplier,” Proc. 2000 IEEE Int'l Symp. Circuits and Systems, vol. 5, pp. 345348, 2000.
[8] G. Goto et al., “A 54*54b Regularly Structured Tree Multiplier,” IEEE J. SolidState Circuits, vol. 27, no. 9, pp. 12291236, Sept. 1992.
[9] Z. Huang, “HighLevel Optimization Techniques for LowPower Multiplier Design,” PhD dissertation, Univ. of California, Los Angeles, June 2003.
[10] N. Itoh et al., “A 600MHz 54*54Bit Multiplier with RectangularStyled Wallace Tree,” IEEE J. SolidState Circuits, vol. 36, no. 2, pp. 249257, Feb. 2001.
[11] J. Iwamura et al., “A High Speed and Low Power CMOS/SOS MultiplierAccumulator,” Microelectronics J., vol. 14, no. 6, pp. 4957, Nov.Dec. 1983.
[12] C. Lee, M. Potkonjak, and W.H. MangioneSmith, “MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems,” Proc. 30th Ann. IEEE/ACM Int'l Symp. Microarchitecture, pp. 330335, Dec. 1997.
[13] S.S. MahantShetti, P.T. Balsara, and C. Lemonds, “High Performance Low Power Array Multiplier Using Temporal Tiling,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 7, no. 1, pp. 121124, Mar. 1999.
[14] K. Muhammad, D. Somasekhar, and K. Roy, “Switching Characteristics of Generalized Array Multiplier Architectures and Their Applications to Low Power Design,” Proc. 1999 IEEE Int'l Conf. Computer Design, pp. 230235, Oct. 1999.
[15] M. Nagamatsu et al., “A 15ns 32*32b CMOS Multiplier with an Improved Parallel Structure,” IEEE J. SolidState Circuits, vol. 25, pp. 494497, Apr. 1990.
[16] F. Najm, “A Survey of Power Estimation Techniques in VLSI Circuits,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 2, no. 4, pp. 446455, Dec. 1994.
[17] V.G. Oklobdzija, D. Villeger, and S.S. Liu, “A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach,” IEEE Trans. Computers, vol. 45, no. 3, pp. 294306, Mar. 1996.
[18] C.H. Park et al., “Asynchronous Array Multiplier with an Asymmetric Parallel Array Structure,” Proc. 2001 Conf. Advanced Research in VLSI, pp. 202212, Mar. 2001.
[19] T. Sakuta, W. Lee, and P.T. Balsara, “Delay Balanced Multipliers for Low Power/Low Voltage DSP Core,” Proc. 1995 IEEE Symp. Low Power Electronics, pp. 3637, Oct. 1995.
[20] P.F. Stelling et al., “Optimal Circuits for Parallel Multipliers,” IEEE Trans. Computers, vol. 47, no. 3, pp. 273285, Mar. 1998.
[21] T.T. Ye et al., “Physical Synthesis for ASIC Datapath Circuits,” Proc. 2002 IEEE Int'l Symp. Circuits and Systems, pp. 365368, 2002.
[22] J.D. Ullman, Computational Aspects of VLSI. Computer Science Press, 1983.
[23] G.K. Yeap, Practical Low Power Digital VLSI Design. Kluwer Academic, 1998.
[24] W.C. Yeh and C.W. Jen, “HighSpeed Booth Encoded Parallel Multiplier Design,” IEEE Trans. Computers, vol. 49, no. 7, pp. 692701, July 2000.
[25] Z. Yu, L. Wasserman, and A.N. Willson Jr., “A Painless Way to Reduce Power Dissipation by over 18% in BoothEncoded CarrySave Array Multipliers for DSP,” Proc. 2000 IEEE Workshop Signal Processing Systems, pp. 571580, Oct. 2000.
[26] International Technology Roadmap for Semiconductors— Interconnect. 2001.