
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Ismet Bayraktaroglu, Alex Orailoglu, "The Construction of Optimal Deterministic Partitionings in ScanBased BIST Fault Diagnosis: Mathematical Foundations and CostEffective Implementations," IEEE Transactions on Computers, vol. 54, no. 1, pp. 6175, January, 2005.  
BibTex  x  
@article{ 10.1109/TC.2005.14, author = {Ismet Bayraktaroglu and Alex Orailoglu}, title = {The Construction of Optimal Deterministic Partitionings in ScanBased BIST Fault Diagnosis: Mathematical Foundations and CostEffective Implementations}, journal ={IEEE Transactions on Computers}, volume = {54}, number = {1}, issn = {00189340}, year = {2005}, pages = {6175}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2005.14}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  The Construction of Optimal Deterministic Partitionings in ScanBased BIST Fault Diagnosis: Mathematical Foundations and CostEffective Implementations IS  1 SN  00189340 SP61 EP75 EPD  6175 A1  Ismet Bayraktaroglu, A1  Alex Orailoglu, PY  2005 KW  Fault diagnosis KW  scanbased BIST KW  finite field arithmetic. VL  54 JA  IEEE Transactions on Computers ER   
[1] M. Abramovici and M.A. Breuer, “Fault Diagnosis in Synchronous Sequential Circuits Based on an EffectCause Analysis,” IEEE Trans. Computers, vol. 31, no. 12, pp. 11651172, Dec. 1982.
[2] R.C. Aitken and V.K. Agarwal, “A Diagnosis Method Using PseudoRandom Vectors without Intermediate Signatures,” Proc. IEEE Int'l Conf. ComputerAided Design, pp. 574580, 1989.
[3] I. Bayraktaroglu and A. Orailoglu, “Improved Fault Diagnosis in ScanBased BIST via Superposition,” Proc. IEEE Design Automation Conf., pp. 5558, June 2000.
[4] I. Bayraktaroglu and A. Orailoglu, “Diagnosis for ScanBased BIST: Reaching Deep into the Signatures,” Proc. IEEE Design Automation and Test in Europe Conf., pp. 102109, Mar. 2001.
[5] V. Boppana and W.K. Fuchs, “Fault Dictionary Compaction by Output Sequence Removal,” Proc. IEEE Int'l Conf. ComputerAided Design, pp. 576579, Nov. 1994.
[6] B. Chess and T. Larrabee, “Creating Small Fault Dictionaries,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 18, no. 3, pp. 346356, Mar. 1999.
[7] H. Cox and J. Rajski, “A Method of Fault Analysis for Test Generation and Fault Diagnosis,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 7, no. 7, pp. 813833, July 1988.
[8] J. GhoshDastidar, D. Das, and N.A. Touba, “Fault Diagnosis in ScanBased BIST Using Both Time and Space Information,” Proc. IEEE Int'l Test Conf., pp. 95102, 1999.
[9] W.H. McAnney and J. Savir, “There Is Information in Faulty Signatures,” Proc. IEEE Int'l Test Conf., pp. 630636, 1987.
[10] E.J. McCluskey and F.W. Clegg, “Fault Equivalence in Combinatorial Logic Networks,” IEEE Trans. Computers, vol. 20, no. 11, pp. 12861293, Nov. 1971.
[11] S.D. Millman, E.J. McCluskey, and J.M. Acken, “Diagnosing CMOS Bridging Faults with StuckAt Fault Dictionaries,” Proc. IEEE Int'l Test Conf., pp. 860870, Sept. 1990.
[12] J. Rajski and J. Tyszer, “Diagnosis of Scan Cells in BIST Environment,” IEEE Trans. Computers, vol. 48, no. 7, pp. 724731, July 1999.
[13] J. Richman and K.R. Bowden, “The Modern Fault Dictionary,” Proc. IEEE Int'l Test Conf., pp. 696702, Nov. 1985.
[14] P.G. Ryan and W.K. Fuchs, “Dynamic Fault Dictionaries and TwoStage Fault Isolation,” IEEE Trans. Very Large Scale Integration, vol. 6, no. 1, pp. 176180, Mar. 1998.
[15] K.K. Saluja, S.H. Song, and K. Kinoshita, “BuiltIn SelfTesting RAM: A Practical Alternative,” IEEE Design and Test of Computers, vol. 4, no. 1, pp. 4251, Feb. 1987.
[16] S.J. Sangwine, “Fault Diagnosis in Combinational Digital Circuits Using a Backtrack Algorithm to Generate Fault Location Hypotheses,” IEE Proc. G (Electronic Circuits and Systems), vol. 135, no. 6, pp. 247252, Dec. 1988.
[17] J. Savir and W.H. McAnney, “Identification of Failing Tests with Cycling Registers,” Proc. IEEE Int'l Test Conf., pp. 322328, 1988.
[18] J.M. Solana, J.A. Michell, and S. Bracho, “Elimination Algorithm: A Method for Fault Diagnosis in Combinational Circuits Based on an EffectCause Analysis,” IEE Proc. E (Computers and Digital Techniques), vol. 133, no. 1, pp. 3144, Jan. 1986.
[19] C.E. Stroud and T.R. Damarla, “Improving the Efficiency of Error Identification via Signature Analysis,” Proc. IEEE VLSI Test Symp., pp. 244249, 1995.
[20] D.S. Suk and S.M. Reddy, “A March Test for Functional Faults in Semiconductor Random Access Memories,” IEEE Trans. Computers, vol. 30, no. 12, pp. 982985, Dec. 1981.
[21] S. Venkataraman, I. Hartanto, and W.K. Fuchs, “Dynamic Diagnosis of Sequential Circuits Based on StuckAt Faults,” Proc. IEEE VLSI Test Symp., pp. 198203, Apr. 1996.
[22] J.A. Waicukauski and E. Lindbloom, “Failure Diagnosis of Structured VLSI,” IEEE Design and Test of Computers, vol. 6, no. 4, pp. 4960, Aug. 1989.
[23] R.E. Williamson and F.T. Hale, Multivariable Mathematics: Linear Algebra, Differential Equations, Calculus. Prentice Hall, 1974.
[24] Y. Wu and S.M.I. Adham, “ScanBased BIST Fault Diagnosis,” IEEE Trans. ComputerAided Design of Integrated Circuits and Systems, vol. 18, no. 2, pp. 203211, Feb. 1999.