• Publication
  • 2005
  • Issue No. 1 - January
  • Abstract - The Construction of Optimal Deterministic Partitionings in Scan-Based BIST Fault Diagnosis: Mathematical Foundations and Cost-Effective Implementations
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
The Construction of Optimal Deterministic Partitionings in Scan-Based BIST Fault Diagnosis: Mathematical Foundations and Cost-Effective Implementations
January 2005 (vol. 54 no. 1)
pp. 61-75
Partitioning techniques enable identification of fault-embedding scan cells in scan-based BIST. We introduce, in this paper, deterministic partitioning techniques capable of resolving the location of the fault-embedding scan cells. We outline a complete mathematical analysis that identifies the class of deterministic partitioning structures and complement this rigorous mathematical analysis with an exposition of the appropriate cost-effective implementation techniques. We validate the superiority of the deterministic techniques both in an average-case sense by conducting simulation experiments and in a worst-case sense through a thorough mathematical analysis.

[1] M. Abramovici and M.A. Breuer, “Fault Diagnosis in Synchronous Sequential Circuits Based on an Effect-Cause Analysis,” IEEE Trans. Computers, vol. 31, no. 12, pp. 1165-1172, Dec. 1982.
[2] R.C. Aitken and V.K. Agarwal, “A Diagnosis Method Using Pseudo-Random Vectors without Intermediate Signatures,” Proc. IEEE Int'l Conf. Computer-Aided Design, pp. 574-580, 1989.
[3] I. Bayraktaroglu and A. Orailoglu, “Improved Fault Diagnosis in Scan-Based BIST via Superposition,” Proc. IEEE Design Automation Conf., pp. 55-58, June 2000.
[4] I. Bayraktaroglu and A. Orailoglu, “Diagnosis for Scan-Based BIST: Reaching Deep into the Signatures,” Proc. IEEE Design Automation and Test in Europe Conf., pp. 102-109, Mar. 2001.
[5] V. Boppana and W.K. Fuchs, “Fault Dictionary Compaction by Output Sequence Removal,” Proc. IEEE Int'l Conf. Computer-Aided Design, pp. 576-579, Nov. 1994.
[6] B. Chess and T. Larrabee, “Creating Small Fault Dictionaries,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 3, pp. 346-356, Mar. 1999.
[7] H. Cox and J. Rajski, “A Method of Fault Analysis for Test Generation and Fault Diagnosis,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 7, no. 7, pp. 813-833, July 1988.
[8] J. Ghosh-Dastidar, D. Das, and N.A. Touba, “Fault Diagnosis in Scan-Based BIST Using Both Time and Space Information,” Proc. IEEE Int'l Test Conf., pp. 95-102, 1999.
[9] W.H. McAnney and J. Savir, “There Is Information in Faulty Signatures,” Proc. IEEE Int'l Test Conf., pp. 630-636, 1987.
[10] E.J. McCluskey and F.W. Clegg, “Fault Equivalence in Combinatorial Logic Networks,” IEEE Trans. Computers, vol. 20, no. 11, pp. 1286-1293, Nov. 1971.
[11] S.D. Millman, E.J. McCluskey, and J.M. Acken, “Diagnosing CMOS Bridging Faults with Stuck-At Fault Dictionaries,” Proc. IEEE Int'l Test Conf., pp. 860-870, Sept. 1990.
[12] J. Rajski and J. Tyszer, “Diagnosis of Scan Cells in BIST Environment,” IEEE Trans. Computers, vol. 48, no. 7, pp. 724-731, July 1999.
[13] J. Richman and K.R. Bowden, “The Modern Fault Dictionary,” Proc. IEEE Int'l Test Conf., pp. 696-702, Nov. 1985.
[14] P.G. Ryan and W.K. Fuchs, “Dynamic Fault Dictionaries and Two-Stage Fault Isolation,” IEEE Trans. Very Large Scale Integration, vol. 6, no. 1, pp. 176-180, Mar. 1998.
[15] K.K. Saluja, S.H. Song, and K. Kinoshita, “Built-In Self-Testing RAM: A Practical Alternative,” IEEE Design and Test of Computers, vol. 4, no. 1, pp. 42-51, Feb. 1987.
[16] S.J. Sangwine, “Fault Diagnosis in Combinational Digital Circuits Using a Backtrack Algorithm to Generate Fault Location Hypotheses,” IEE Proc. G (Electronic Circuits and Systems), vol. 135, no. 6, pp. 247-252, Dec. 1988.
[17] J. Savir and W.H. McAnney, “Identification of Failing Tests with Cycling Registers,” Proc. IEEE Int'l Test Conf., pp. 322-328, 1988.
[18] J.M. Solana, J.A. Michell, and S. Bracho, “Elimination Algorithm: A Method for Fault Diagnosis in Combinational Circuits Based on an Effect-Cause Analysis,” IEE Proc. E (Computers and Digital Techniques), vol. 133, no. 1, pp. 31-44, Jan. 1986.
[19] C.E. Stroud and T.R. Damarla, “Improving the Efficiency of Error Identification via Signature Analysis,” Proc. IEEE VLSI Test Symp., pp. 244-249, 1995.
[20] D.S. Suk and S.M. Reddy, “A March Test for Functional Faults in Semiconductor Random Access Memories,” IEEE Trans. Computers, vol. 30, no. 12, pp. 982-985, Dec. 1981.
[21] S. Venkataraman, I. Hartanto, and W.K. Fuchs, “Dynamic Diagnosis of Sequential Circuits Based on Stuck-At Faults,” Proc. IEEE VLSI Test Symp., pp. 198-203, Apr. 1996.
[22] J.A. Waicukauski and E. Lindbloom, “Failure Diagnosis of Structured VLSI,” IEEE Design and Test of Computers, vol. 6, no. 4, pp. 49-60, Aug. 1989.
[23] R.E. Williamson and F.T. Hale, Multivariable Mathematics: Linear Algebra, Differential Equations, Calculus. Prentice Hall, 1974.
[24] Y. Wu and S.M.I. Adham, “Scan-Based BIST Fault Diagnosis,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 2, pp. 203-211, Feb. 1999.

Index Terms:
Fault diagnosis, scan-based BIST, finite field arithmetic.
Citation:
Ismet Bayraktaroglu, Alex Orailoglu, "The Construction of Optimal Deterministic Partitionings in Scan-Based BIST Fault Diagnosis: Mathematical Foundations and Cost-Effective Implementations," IEEE Transactions on Computers, vol. 54, no. 1, pp. 61-75, Jan. 2005, doi:10.1109/TC.2005.14
Usage of this product signifies your acceptance of the Terms of Use.