This Article 
 Bibliographic References 
 Add to: 
A Combined Approach to High-Level Synthesis for Dynamically Reconfigurable Systems
December 2004 (vol. 53 no. 12)
pp. 1508-1522
The increase in complexity of programmable hardware platforms results in the need to develop efficient high-level synthesis tools since that allows more efficient exploration of the design space while predicting the effects of technology specific tools on the design space. Much of the previous work, however, neglects the delay of interconnects (e.g. multiplexers) which can heavily influence the overall performance of the design. In addition, in the case of dynamic reconfigurable logic circuits, unless an appropriate design methodology is followed, an unnecessarily large number of configurable logic blocks may end up being used for communication between contexts, rather than for implementing function units. The aim of this paper is to present a new technique to perform interconnect-sensitive synthesis, targeting dynamic reconfigurable circuits. Further, the proposed technique exploits multiple hardware contexts to achieve efficient designs. Experimental results on several benchmarks, which have been done on our DRL LSI circuit [10], [12], demonstrate that, by jointly optimizing the interconnect, communication, and function unit cost, we can achieve higher quality designs than is possible with such previous techniques as Force-Directed Scheduling.

[1] M. Vasilo, D. Jibson, D. Long, and S. Holloway, “Towards a Consistent Design Methodology for Run-Time Reconfigurable Systems,” Proc. IEE Colloquium Reconfigurable Systems, digest no. 99/061, pp. 5-1-4, Mar. 1999.
[2] E. Bozorgzadeh, S. Ogrenci-Memmik, R. Kastner, and M. Sarrafzadeh, “Pattern Selection for Programmable Systems,” technical report, Computer Science Dept., Univ. of California, Los Angeles, Nov. 2001.
[3] R. Kastner, E. Bozorgzadeh, S. Ogrenci-Memmik, and R. Kastner, “SPS: A Stratgically Programmable System,” Proc. Reconfigurable Architecture Workshop, Apr. 2001.
[4] N. Dutt and C. Ramachandran, “Benchmarks for the 1992 High Level Synthesis Workshop,” Technical Report #92-107, Dept. of Information and Computer Science, Univ. of California, Irvine, 1992.
[5] R. Composano, “Path-Based Scheduling for Synthesis,” IEEE Trans. Computer-Aided Design, vol. 10, no. 1, Jan. 1991.
[6] W. Geurts, F. Gathoor, and H. De Man, “Time Constrained Allocation and Assignment Techniques for High Throughput Signal Processing,” Proc. 29th ACM/IEEE Design Automation Conf., 1992.
[7] B. Pangrle, F. Brewer, D. Lobo, and A. Seawright, “Relevant Issues in High-Level Connectivity Synthesis,” Proc. 28th ACM/IEEE Design Automation Conf., pp. 607-610, 1991.
[8] S.C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R.R. Taylor, “PipeRench: A Reconfigurable Architecture and Compiler,” Computer, vol. 33, pp. 70-77, 2000.
[9] S. Cadambi and S.C. Goldstein, “CPR: A Configuration Profiling Tool,” Proc. Symp. Field-Programmable Custom Computing Machines, 1999.
[10] M. Meribout and M. Motomura, “Method for Compiling High Level Programs into Hardware,” Japanese Patent, JSP2000-313818, 2000.
[11] D.S. Rao and F.J. Kurdahi, “On Clustering for Maximal Regularity Extraction,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 12, pp. 1198-1208, 1993.
[12] M. Motomura et al., “An Embedded DRAM-FPGA Chip with Instantaneous Logic Reconfiguration,” Proc. Symp. VLSI Circuits, pp. 55-56, July 1997.
[13] K. Keutzer, “DAGON: Technology Binding and Local Optimization by DAG Matching,” Proc. Design Automation Conf., 1987.
[14] G. De Micheli, Synthesis and Optimization of Digital Circuits. McGraw-Hill, 1994.
[15] A. Dehon, “ DFPGA Utilization and Application,” Proc. ACM Int'l Symp. Field Programmable Gate Arrays, pp. 115-121, 1996.
[16] D. Chang and M. Marek-Sadowska, “Partitioning Sequential Circuits on Dynamically Reconfigurable FPGAs,” IEEE Trans. Computers, vol. 48, no. 6, pp. 565-578, June 1999.
[17] S. Yong Ohm et al., “A Unified Lower Bound Estimation Technique for High Level Synthesis,” IEEE Trans. Computer-Aided Design, vol. 16, no. 5, May 1997.
[18] A. Chowdhary, S. Kale, P. Saripella, N. Sehgal, and R. Gupta, “A General Approach for Regularity Extraction in Datapath Circuits,” Proc. Int'l Conf. Computer-Aided Design, 1998.
[19] N. West and D.J. Skellern, “VLSI for OFDM,” IEEE Comm. Magazine, vol. 36, pp. 127-131, Oct. 1998.
[20] M.J. Worthlin, B.L. Hutchings, and C. Worth, “Synthesizing RTL Hardware from Java Byte Codes,” Proc. Field Programmable Logic and Applications, pp. 123-132, Aug. 2001.
[21] J. Vuillemin, P. Bertin, and P. Boucard, “Programmable Active Memories: Reconfigurable Systems Come of Age,” IEEE Trans. VLSI Systems, vol. 4, no. 1, pp. 56-69, 1996.
[22] C. Iseli and E. Sanchez, “A C++ Compiler for FPGA Custom Execution Units Synthesis,” Proc. IEEE Workshop FPGAs for Custom Computing Machines, D.A. Buell and K.L. Pocek, eds., pp. 173-179, Apr. 1995.

Index Terms:
Dynamic reconfigurable logic, scheduling, allocation, partitioning, communication cost.
Mahmoud Meribout, Masato Motomura, "A Combined Approach to High-Level Synthesis for Dynamically Reconfigurable Systems," IEEE Transactions on Computers, vol. 53, no. 12, pp. 1508-1522, Dec. 2004, doi:10.1109/TC.2004.105
Usage of this product signifies your acceptance of the Terms of Use.