|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
| ASCII Text | x | ||
| Irith Pomeranz, Sudhakar M. Reddy, "A Measure of Quality for n-Detection Test Sets," IEEE Transactions on Computers, vol. 53, no. 11, pp. 1497-1503, November, 2004. | |||
| BibTex | x | ||
| @article{ 10.1109/TC.2004.87, author = {Irith Pomeranz and Sudhakar M. Reddy}, title = {A Measure of Quality for n-Detection Test Sets}, journal ={IEEE Transactions on Computers}, volume = {53}, number = {11}, issn = {0018-9340}, year = {2004}, pages = {1497-1503}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2004.87}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - A Measure of Quality for n-Detection Test Sets IS - 11 SN - 0018-9340 SP1497 EP1503 EPD - 1497-1503 A1 - Irith Pomeranz, A1 - Sudhakar M. Reddy, PY - 2004 KW - n-detection tests KW - test set ordering KW - unmodeled faults. VL - 53 JA - IEEE Transactions on Computers ER - | |||
[1] S. Ma, P. France, and E.J. McCluskey, "An Experimental Chip to Evaluate Test Techniques: Experimental Results," Proc. Int'l Test Conf., IEEE CS Press, Los Alamitos, Calif., 1995, pp. 663-672.
[2] J.T.-Y. Chang, C.-W. Tseng, C.-M.J. Li, M. Purtell, and E.J. McCluskey, Analysis of Pattern-Dependent and Timing-Dependent Failures in an Experimental Test Chip Proc. 1998 Int'l Test Conf., pp. 184-193, Oct. 1998.
[3] M.R. Grimaila et al., "REDO—Random Excitation and Deterministic Observation—First Commercial Experiment," Proc. VLSI Test Symp., IEEE CS Press, Los Alamitos, Calif., 1999, pp. 268-274.
[4] C.-W. Tseng and E.J. McCluskey, Multiple-Output Propagation Transition Fault Test Proc. Int'l Test Conf., pp. 358-366, Oct. 2001.
[5] J. Dworak, M.R. Grimaila, S. Lee, L.-C. Wang, and M.R. Mercer, Enhanced DO-RE-ME Based Defect Level Prediction Using Defect Site Aggregation-MPG-D Proc. Int'l Test Conf., pp. 930-939, Oct. 2000.
[6] S.M. Reddy, I. Pomeranz, and S. Kajihara, Compact Test Sets for High Defect Coverage IEEE Trans. Computer-Aided Design, pp. 923-930, Aug. 1997.
[7] X. Lin, J. Rajski, I. Pomeranz, and S.M. Reddy, On Static Test Compaction and Test Pattern Ordering for Scan Designs Proc. Int'l Test Conf., pp. 1088-1097, Oct. 2001.
[8] W. Jiang and B. Vinnakota, Defect-Oriented Test Scheduling Proc. VLSI Test Symp., pp. 433-438, Apr. 1999.

