This Article 
 Bibliographic References 
 Add to: 
Efficient Design Diversity Estimation for Combinational Circuits
November 2004 (vol. 53 no. 11)
pp. 1483-1492
Web extra: View supplemental material
Redundant systems are designed using multiple copies of the same resource (e.g., a logic network or a software module) in order to increase system dependability. Design diversity has long been used to protect redundant systems against common-mode failures. The conventional notion of diversity relies on "independent" generation of "different" implementations of the same logic function. In a recent paper, we presented a metric to quantify diversity among several designs. The problem of calculating the diversity metric is NP-complete (i.e., can be of exponential complexity). In this paper, we present efficient techniques to estimate the value of the design diversity metric. For datapath designs, we have formulated very fast techniques to calculate the value of the metric by taking advantage of the regularity in the datapath structures. For general combinational logic circuits, we present an adaptive Monte-Carlo simulation technique for estimating accurate bounds on the value of the metric.

[1] A. Avizienis and J.P.J. Kelly, Fault Tolerance by Design Diversity: Concepts and Experiments Computer, pp. 67-80, Aug. 1984.
[2] D. Briere and P. Traverse, "Airbus A320/A330/A340 Electrical Flight Controls: A Family of Fault-Tolerant Systems," Proc. FTCS, pp. 616-623, 1993.
[3] H. Fujiwara, Logic Testing and Design for Testability. MIT Press, 1985.
[4] M. Garey and D. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. W.H. Freeman and Company, 1979.
[5] J.H. Lala and R.E. Harper, "Architectural Principles for Safety-Critical Real-Time Applications," Proc. IEEE, vol. 82, no. 1, pp. 25-40, Jan. 1994.
[6] M.R. Lyu and A. Avizienis, Assuring Design Diversity in N-Version Software: A Design Paradigm for N-Version Programming Proc. Int'l Conf. Dependable Computing for Critical Applications (DCCA), pp. 197-218, 1991.
[7] E.J. McCluskey and F.W. Clegg, Fault Equivalence in Combinational Logic Networks IEEE Trans. Computers, vol. 20, no. 11, pp. 1286-1293, Nov. 1971.
[8] E.J. McCluskey, S. Makar, S. Mourad, and K.D. Wagner, Probability Models for Pseudo-Random Test Sequences IEEE Trans. Computers, vol. 37, no. 2, pp. 160-174, Feb. 1988.
[9] E.J. McCluskey and C.W. Tseng, Stuck-At Faults vs. Actual Defects Proc. Int'l Test Conf., pp. 336-343, 2000.
[10] K.C.Y. Mei, Stuck-At and Bridging Faults IEEE Trans. Computers, vol. 23, no. 7, pp. 720-727, July 1974.
[11] S. Mitra, N.R. Saxena, and E.J. McCluskey, A Design Diversity Metric and Reliability Analysis of Redundant Systems Proc. IEEE Int'l Test Conf., pp. 662-671, 1999.
[12] S. Mitra, N.R. Saxena, and E.J. McCluskey, Common-Mode Failures in Redundant VLSI Systems: A Survey IEEE Trans. Reliability, special section on fault-tolerant VLSI systems, vol. 49, no. 3, pp. 285-295, Sept. 2000.
[13] S. Mitra and E.J. McCluskey, Design Diversity for Concurrent Error Detection in Sequential Logic Circuits Proc. IEEE VLSI Test Symp., pp. 178-183, 2001.
[14] S. Mitra, N.R. Saxena, and E.J. McCluskey, A Design Diversity Metric and Analysis of Redundant Systems IEEE Trans. Computers, vol. 51, no. 5, pp. 498-510, May 2002.
[15] R. Motwani and P. Raghavan, Randomized Algorithms, 1997.
[16] K.P. Parker and E.J. McCluskey, Probabilistic Treatment of General Combinational Networks IEEE Trans. Computers, vol. 24, no. 6, pp. 668-670, June 1975.
[17] D.K. Pradhan, Fault-Tolerant Computer System Design. Prentice Hall, 1996.
[18] J. Rabaey, Digital Integrated Circuits. Englewood Cliffs, N.J.: Prentice Hall, 1996.
[19] R. Riter, "Modeling and Testing a Critical Fault-Tolerant Multi-Process System," Proc. FTCS, pp. 516-521, 1995.
[20] J. Savir, Improved Cutting Algorithm IBM J. Research and Development, vol. 34, nos. 2-3, pp. 381-388, Mar.-May 1990.
[21] D.P. Siewiorek and R.S. Swarz, Reliable Computer Systems: Design and Evaluation. Digital Press, 1992.
[22] L. Spainhower and T.A. Gregg, S/390 Parallel Enterprise Server G5 Fault Tolerance IBM J. Research and Development, vol. 43, pp. 863-873, 1999.
[23] K. To, Fault Folding for Irredundant and Redundant Combinational Circuits IEEE Trans. Computers, vol. 22, no. 11, pp. 1008-1015, Nov. 1973.
[24] C.F. Webb and J.S. Liptay, A High Frequency Custom S/390 Microprocessor IBM J. Research and Development, vol. 41, nos. 4/5, pp. 463-474, 1997.
[25] E.M. Sentovich et al., SIS: A System for Sequential Circuit Synthesis ERL Memo No. UCB/ERL M92/41, EECS, Univ. of California Berkeley, 1992.

Index Terms:
Error detection, design diversity, reliability, dependability, common-mode failures, fault-tolerant computing.
Subhasish Mitra, Nirmal R. Saxena, Edward J. McCluskey, "Efficient Design Diversity Estimation for Combinational Circuits," IEEE Transactions on Computers, vol. 53, no. 11, pp. 1483-1492, Nov. 2004, doi:10.1109/TC.2004.95
Usage of this product signifies your acceptance of the Terms of Use.