This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Implementing an OFDM Receiver on the RaPiD Reconfigurable Architecture
November 2004 (vol. 53 no. 11)
pp. 1436-1448
Field-programmable gate arrays (FPGAs) have become an extremely popular implementation technology for custom hardware because they offer a combination of low cost and very fast turnaround. Because of their in-system reconfigurability, FPGAs have also been suggested as an efficient replacement for application-specific integrated circuits (ASICs) and digital signal processors (DSPs) for applications that require a combination of high performance, low cost, and flexibility. Unfortunately, the use of FPGAs in mobile embedded systems platforms is hampered by the very large overhead of FPGA-based architectures. Coarse-grained configurable architectures can reduce this overhead substantially by taking advantage of the application domain to specialize the reconfigurable architecture via coarse-grained components and interconnects. This paper presents the design and implementation of an OFDM receiver in the RaPiD reconfigurable architecture as a case study for comparing the relative cost and performance of ASIC, DSP, FPGA, and coarse-grained reconfigurable architectures. RaPiD is a coarse-grained reconfigurable architecture specialized to the domain of signal and image processing. The RaPiD architecture provides a reconfigurable pipelined datapath controlled by efficient reconfigurable control logic. We have implemented the computationally intensive parts of an OFDM receiver on the RaPiD architecture and have developed careful estimates of corresponding implementations in representative ASIC, DSP and FPGA technology. Our results show that, for this application, RaPiD fills the cost/performance gap between programmable DSP and ASIC architectures, achieving a factor of 6 better than a DSP implementation but a factor of 6 less than an ASIC implementation.

[1] D. Cronquist, C. Fisher, M. Figueroa, P. Franklin, and C. Ebeling, Architecture Design of Reconfigurable Pipelined Datapaths Proc. 20th Anniversary Conf. Advanced Research in VLSI, pp. 23-40, 1997.
[2] C. Ebeling, D.C. Cronquiest, and P. Franklin, Mapping Applications to the Rapid Configurable Architecture Proc. Fifth Ann. Symp. Field-Programmable Custom Computing Machines, pp. 106-115, Apr. 1997.
[3] D.C. Cronquist, P. Franklin, S.G. Berg, and C. Ebeling, “Specifying and Compiling Applications for RaPiD,” Proc. Field-Programmable Custom Computing Machines 1998, Apr. 1998.
[4] C. Fisher, K. Rennie, G. Xing, S. Berg, K. Bolding, J. Naegle, D. Parshall, D. Portnov, A. Sulejmanpasic, and C. Ebeling, An Emulator for Exploring RaPiD Configurable Computing Architectures Proc. 11th Int'l Conf. Field-Programmable Logic and Applications (FPL 2001), pp. 17-26, Aug. 2001.
[5] C. Ebeling, C. Fisher, G. Xing, M. Shen, and H. Lui, Implementing an OFDM Receiver on the RaPiD Reconfigurable Architecture Proc. 13th Int'l Conf. Field-Programmable Logic and Applications (FPL 2003), Aug. 2003.
[6] D.I. Moldovan and J.A.B. Fortes, Partitioning and Mapping Algorithms into Fixed Size Systolic Arrays IEEE Trans. Computers, vol. 35, no. 1, pp. 1-12, Jan. 1986.
[7] P.Z. Lee and Z.M. Kedem,“Synthesizing linear array algorithms from nested for loop algorithms,” IEEE Trans. Computers, vol. 37, pp. 1,578-1,598, Dec. 1988.
[8] K. Bazargan, S. Ogrenci, and M. Sarrafzadeh, Integrating Scheduling and Physical Design into a Coherent Compilation Cycle for Reconfigurable Computing Architectures Proc.e 38th Conf. Design Automation, pp. 635-640, 2001.
[9] B. Mei, S. Vernalde, D. Verkest, H. De Man, and R. Lauwereins, Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling IEE Proc. Computers and Digital Techniques, vol. 150, no. 5, pp. 255-261, 2003.
[10] D. Cronquist, Reconfigurable Pipelined Datapaths PhD thesis, Dept. of Computer Science and Eng., Univ. of Washington, Seattle, 1999.
[11] Altera Corp. The Stratix Design Handbook technical report,http://www.altera.com/literature/hb/stxstratix_handbook.pdf , 2003.
[12] Xilinx, Inc., Virtex-II Pro X Platform FPGAs: Complete Data Sheet technical report,http://direct.xilinx.com/bvdocs/publications ds110.pdf, 2004.
[13] M.S. Schlansker and B.R. Rau, "EPIC: Explicitly Parallel Instruction Computing," Computer, Feb. 2000, pp. 37-45.
[14] J. Wilberg and R. Camposano, VLIW Processor Codesign for Video Processing J. Design Automation of Embedded Systems, vol. 2, no. 1, pp. 79-119, 1996.
[15] E. Mirsky and A. DeHon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources," Proc. IEEE Symp. Field-Programmable Custom Computing Machines (FCCM 96), IEEE CS Press, Los Alamitos, Calif., 1996, pp. 157-166.
[16] R. Kress, A Fast Reconfigurable ALUs for Xputers PhD thesis, Univ. of Kaiserslautern, 1996.
[17] A. Marshall, T. Stansfield, I. Kostarnov, J. Vuillemin, and B. Hutchings, A Reconfigurable Arithmetic Array for Multimedia Applications Proc. 1999 ACM/SIGDA Seventh Int'l Symp. Field Programmable Gate Arrays, pp. 135-143, Feb. 1999.
[18] S.C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R.R. Taylor, “PipeRench: A Reconfigurable Architecture and Compiler,” Computer, vol. 33, no. 4, pp. 70–77, Apr. 2000.
[19] PACT Corp., Smart Media Processing with XPP technical report,http://www.pactcorp.com/ftp/demo/Documentation xpp_white_paper.pdf, 2002.
[20] H. Singh et al., "MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications," IEEE Trans. Computers, vol. 49, no. 5, May 2000, pp. 465-481.
[21] B. Mei, S. Vernalde, D. Verkest, and R. Lauwereins, Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study Proc. Design, Automation, and Test in Europe Conf.e (DATE), vol. 2, pp. 1224-1229, 2004.
[22] K. Compton and S. Hauck, Configurable Computing: A Survey of Systems and Software technical report, Dept. of Electrical and Computer Eng., Northwestern Univ., 1999.
[23] R. Van Nee and R. Prasad, OFDM for Wireless Multimedia Communications. Artech, 1999.
[24] N. Weste and D.J. Skellern, VLSI for OFDM IEEE Comm. Magazine, vol. 36, no. 10, pp. 127-131, Oct. 1998.
[25] G. Xing, H. Liu, and R. Shi, A Multichannel MC-CDMA Demodulator and Its Implementation Proc. Asilomar Conf. Signals, Systems and Computers, pp. 574-578, 1999.
[26] B. Gold and T. Bially, Parallelism in Fast Fourier Transform Hardware IEEE Trans. Audio and Electroacoustics, vol. 21, pp. 5-16, Feb. 1985.
[27] Xilinx, Inc., Platform Flash In-System Programmable Configuration PROMs technical report,http://direct.xilinx.com/bvdocs/publications ds123.pdf, 2004.
[28] Texas Instruments, Inc., TMS320C6203 Fixed-Point Digital Signal Processor technical report,http://focus.ti.com/lit/ds/symlinktms320c6203b.pdf , 2004.
[29] S. Ricci, F. Guidi, and P. Tortoli, Assembly Optimised FFT Algorithms for TMS320C62 Processors Proc. Third European DSP Education and Research Conf., Sept. 2000.
[30] Chipworks, Inc., Xilinx XC2V1000 Die Size and Photograph Chipworks, Inc., Ottawa, Canada, 2002, http://www.chipworks. com/Reports/Flyers Xilinx_XC2V1000.htm.
[31] Toshiba Inc., CMOS ASICs Product Guide technical report,http://www.toshiba.com/taec/components/Generic CMOSA SIC2000.pdf, 2004.

Index Terms:
Data communications devices, wireless systems, adaptable architectures, heterogeneous (hybrid) systems, special-purpose and application-based systems, application studies resulting in better multiple-processor systems, reconfigurable hardware, signal processing systems, design studies.
Citation:
Carl Ebeling, Chris Fisher, Guanbin Xing, Manyuan Shen, Hui Liu, "Implementing an OFDM Receiver on the RaPiD Reconfigurable Architecture," IEEE Transactions on Computers, vol. 53, no. 11, pp. 1436-1448, Nov. 2004, doi:10.1109/TC.2004.98
Usage of this product signifies your acceptance of the Terms of Use.