The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.11 - November (2004 vol.53)
pp: 1376-1392
ABSTRACT
We discuss the design of a high-performance field programmable gate array (FPGA) architecture that efficiently prototypes asynchronous (clockless) logic. In this FPGA architecture, low-level application logic is described using asynchronous dataflow functions that obey a token-based compute model. We implement these dataflow functions using finely pipelined asynchronous circuits that achieve high computation rates. This asynchronous dataflow FPGA architecture maintains most of the performance benefits of a custom asynchronous design, while also providing postfabrication logic reconfigurability. We report results for two asynchronous dataflow FPGA designs that operate at up to 400 MHz in a typical TSMC 0.25\mu m CMOS process.
INDEX TERMS
Asynchronous/synchronous operation, dataflow architectures, gate arrays, reconfigurable hardware.
CITATION
John Teifel, "An Asynchronous Dataflow FPGA Architecture", IEEE Transactions on Computers, vol.53, no. 11, pp. 1376-1392, November 2004, doi:10.1109/TC.2004.88
23 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool