This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Automatic Generation of Diagnostic Memory Tests Based on Fault Decomposition and Output Tracing
September 2004 (vol. 53 no. 9)
pp. 1134-1146
A novel approach to automatic generation of diagnostic memory tests based on fault decomposition and output tracing is described. Fault decomposition allows fault models that precisely describe the fault effects of a specific technology to be considered during test generation; therefore, overtesting of the memory-under-test is avoided. Output tracing of failing memory cells allows for distinguishing of all memory faults of the fault model. An extended greedy-based set-cover algorithm is utilized to generate the march tests that detect all basic fault effects and distinguish among them. The effectiveness of the generated tests is verified using simulation. Test generation time is on the order of a few seconds, while the lengths of the generated tests are only 1N to 3N higher than those of known optimal tests for the same fault models.

[1] D. Niggemeyer and E.M. Rudnick, A Data Acquisition Methodology for On-Chip Repair of Embedded Memories ACM Trans. Design Automation of Electronic Systems, vol. 8, no. 4, pp. 560-576, Oct. 2003.
[2] D. Niggemeyer and E.M. Rudnick, Automatic Generation of Diagnostic March Tests Proc. IEEE VLSI Test Symp., pp. 299-304, 2001.
[3] A.J. van de Goor, Testing Semiconductor Memories: Theory and Practice. John Wiley&Sons, 1991.
[4] A.J. van de Goor, G.N. Gaydadjiev, V.N. Yarmolik, and V.G. Mikitjuk, March LR: A Test for Realistic Linked Faults Proc. 14th VLSI Test Symp., pp. 272-280, 1996.
[5] B. Nadeau-Dostie, A. Silburt, and V.K. Agarwal, "Serial Interface for Embedded-Memory Testing," IEEE Design&Test of Computers, Vol. 7, No. 2, Apr. 1990, pp. 52-63.
[6] J.A. Brzozowski and B.F. Cockburn, Detection of Coupling Faults in RAMs J. Electronic Testing (JETTA), vol. 1, no. 2, pp. 151-162, May 1990.
[7] J.A. Brzozowski and H. Jürgensen, A Model for Sequential Machine Testing and Diagnosis J. Electronic Testing (JETTA), vol. 3, pp. 219-234, Aug. 1992.
[8] F.J. Ferguson and J.P. Shen, "A CMOS Fault Extractor for Inductive Fault Analysis," IEEE Trans. Computer-Aided Design, vol. 7, no. 11, pp. 1,181-1,194, Nov. 1988.
[9] A. Jee and F.J. Ferguson, "Carafe: An Inductive Fault Analaysis Tool for CMOS VLSI Circuits," Proc. IEEE VLSI Test Symp., pp. 92-98, 1993.
[10] J.A. Brzozowski and H. Jürgensen, An Algebra of Multiple Faults in RAMs J. Electronic Testing (JETTA), vol. 8, no. 2, pp. 129-142, Apr. 1996.
[11] D. Niggemeyer, Generation of Diagnostic Memory Tests and On-Chip Test Application with Special Consideration of Embedded Memories in Systems-on-Chips PhD dissertation, Univ. of Ha nover, May 2002.
[12] V.N. Yarmolik, Y.V. Klimets, and A.J. van de Goor, Diagnostic RAM Tests Automatic Control and Computer Science, vol. 31, no. 2, pp. 11-16, Apr. 1997.
[13] R. David and A. Fuentes, Fault Diagnosis of RAM's from Random Testing Experiments IEEE Trans. Computers, vol. 39, no. 2, pp. 220-229, Feb. 1990.
[14] R. Treuer and V.K. Agarwal, "Built-In Self-Diagnosis for Repairable Embedded RAMs," IEEE Design&Test of Computers, Vol. 10, No. 2, June 1993, pp. 24-33.
[15] A.J. van de Goor and I.B.S. Tlili, March Tests for Word-Oriented Memories Proc. Design Automation and Test in Europe, pp. 501-508, 1998.
[16] M. Waldvogel et al., "Scalable High-Speed IP Routing Lookups," Computer Comm. Rev., vol. 27, no. 4, Oct. 1997, pp. 25-36.
[17] A.J. van de Goor and B. Smit, Generating March Tests Automatically Proc. IEEE Int'l Test Conf., pp. 870-878, 1994.
[18] K. Zarrineh, S.J. Upadhyaya, and S. Chakravarty, A New Framework for Generating Optimal March Tests for Memory Arrays Proc. IEEE Int'l Test Conf., pp. 73-82, 1998.
[19] C.-F. Wu, C.-T. Huang, K.-L. Cheng, and C.-W. Wu, Fault Simulation and Test Algorithm Generation for Random Access Memories IEEE Trans. Computer-Aided Design, vol. 21, no. 4, pp. 480-490, Apr. 2002.
[20] K.-L. Cheng, M.-F. Tsai, and C.-W. Wu, Neighborhood Pattern-Sensitive Fault Testing and Diagnostics for Random-Access Memories IEEE Trans. Computer-Aided Design, vol. 21, no. 11, pp. 1328-1136, Nov. 2002.
[21] A. Benso, S. Di Carlo, G. Di Natale, and P. Prinetto, An Optimal Algorithm for the Automatic Generation of March Tests Proc. Design Automation and Test in Europe Conf., pp. 938-943, 2002.
[22] T.H. Cormen, C.E. Leiserson, and R.L. Rivest, Introduction to Algorithms. Cambridge, Mass.: MIT Press, 1990.
[23] Mathematica V4.01, Wolfram Research,www.mathematica.com, 2001.
[24] P. Slavík, A Tight Analysis of the Greedy Algorithm for Set Cover J. Algorithms, vol. 25, pp. 237-254, 1997.
[25] VeriLogger for HP-UX 10.20 www.synapticad.com, 2000.

Index Terms:
Memory test, diagnostics, march test, automatic test generation, fault decomposition, output tracing.
Citation:
Dirk Niggemeyer, Elizabeth M. Rudnick, "Automatic Generation of Diagnostic Memory Tests Based on Fault Decomposition and Output Tracing," IEEE Transactions on Computers, vol. 53, no. 9, pp. 1134-1146, Sept. 2004, doi:10.1109/TC.2004.54
Usage of this product signifies your acceptance of the Terms of Use.