This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Concurrent Support of Multiple Page Sizes on a Skewed Associative TLB
July 2004 (vol. 53 no. 7)
pp. 924-927

Abstract—Some architecture definitions (e.g., Alpha) allow the use of multiple virtual page sizes even for a single process. Unfortunately, on current set-associative TLBs (Translation Lookaside Buffers), pages with different sizes cannot coexist together. Thus, processors supporting multiple page sizes implement fully associative TLBs. In this research note, we show how the skewed-associative TLB can accommodate the concurrent use of multiple page sizes within a single process. This allows us to envision either medium size L1 TLBs or very large L2 TLBs supporting multiple page sizes.

[1] T.E. Anderson, H.M. Levy, B.B. Bershad, and E.D. Lazowska, The Interaction of Architecture and Operating System Design Proc. Fourth Int'l Conf. Architectural Support for Programming Languages and Operating Systems, Apr. 1991.
[2] J. Huck and J. Hays, “Architectural Support for Translation Table Management in Large Address Space Machines,” Proc. 20th Ann. Int'l Symp. Computer Architecture, pp. 39–50, May 1993.
[3] M. Rosenblum, E. Bugnion, S. Devine, and S.A. Herrod, Using the SimOS Machine Simulator to Study Complex Computer Systems ACM Trans. Modeling and Computer Simulation, vol. 7, no. 1, Jan. 1997.
[4] A. Saulsbury, F. Dahgren, and P. Stenström, Receny-Based TLB Preloading Proc. 27th Ann. Int'l Symp. Computer Architecture, June 2000.
[5] A. Seznec, A Case for Two-Way Skewed-Associative Caches Proc. 20th Int'l Symp. Computer Architecture, pp. 169-178, 1993.
[6] A. Seznec, A New Case for Skewed-Associativity Technical Report RR-3208, Inria, Institut National de Recherche en Informatique et en Automatique, July 1997.
[7] A. Seznec and F. Bodin, Skewed-Associative Caches Proc. PARLE '93 Parallel Architectures and Languages Europe, June 1993.
[8] R.L. Sites, Alpha Architecture Reference Manual. Digital Press and Prentice Hall, 1992.
[9] M. Swanson, L. Stroller, and J.B. Carter, Increasing TLB Reach Using Superpages Backed by Shadow Memory Proc. 25th Ann. Int'l Symp. Computer Architecture (ISCA '98), June 1998.
[10] M. Talluri and M.D. Hill, Surpassing the TLB Performance of Superpages with Less Operating System Support Proc. Sixth Int'l Conf. Architectural Support for Programming Languages and Operating Systems, Oct. 1994.
[11] M. Talluri, S. Kong, M.D. Hill, and D.A. Patterson, “Tradeoffs in Supporting Two Page Sizes,” Proc. 19th Ann. Int'l Symp. Computer Architecture (ISCA '92), pp. 415-424, May 1992.

Index Terms:
TLB, multiple page size, skewed associativity.
Citation:
Andr? Seznec, "Concurrent Support of Multiple Page Sizes on a Skewed Associative TLB," IEEE Transactions on Computers, vol. 53, no. 7, pp. 924-927, July 2004, doi:10.1109/TC.2004.21
Usage of this product signifies your acceptance of the Terms of Use.