This Article 
 Bibliographic References 
 Add to: 
Energy Efficient Comparators for Superscalar Datapaths
July 2004 (vol. 53 no. 7)
pp. 892-904

Abstract—Modern superscalar datapaths use aggressive execution reordering to exploit instruction-level parallelism. Comparators, either explicit or embedded into content-addressable logic, are used extensively throughout such designs to implement several key out-of-order execution mechanisms and support the memory hierarchy. The traditional comparator designs dissipate energy on a mismatch in any bit position. As mismatches occur with a much higher frequency than matches in many situations, considerable improvements in energy dissipation are to be gained by using comparators that dissipate energy predominantly on a full match and little or no energy on partial or complete mismatches. This paper makes two contributions. First, we introduce a series of dissipate-on-match comparator designs, including designs for comparing long arguments. Second, we show how comparators, used in modern datapaths, can be chosen and organized judiciously based on the microarchitectural-level statistics to minimize the energy dissipation. We use the actual layout data and the realistic bit patterns of the comparands (obtained from the simulated execution of SPEC 2000 benchmarks) to show the energy impact from the use of the new comparator designs. For the same delay, the proposed 8-bit comparators dissipate 70 percent less energy than the traditional designs if used within issue queues and 73 percent less energy if used within load-store queues. The use of the proposed 6-bit comparators within the dependency checking logic is shown to increase the energy dissipation by 65 percent on the average compared to the traditional designs. We also find that the use of a hybrid 32-bit comparator, comprised of three traditional 8-bit blocks and one proposed 8-bit block, is the most energy-efficient solution for the use in the load-store queue, resulting in 19 percent energy reduction compared to the use of four traditional 8-bit blocks used to implement a 32-bit comparator.

[1] O. Ergin, K. Ghose, G. Kucuk, and D. Ponomarev, A Circuit-Level Implementation of Fast, Energy-Efficient CMOS Comparators for High-Performance Microprocessors Proc. 20th Int'l Conf. Computer Design, pp. 118-121, 2002.
[2] D. Burger and T.M. Austin, The SimpleScalar Tool Set: Version 2.0 technical report, Dept. of Computer Science, Univ. of Wisconsin-Madison, June 1997 , and documentation for all Simplescalar releases (through version 3.0).
[3] D.M. Brooks et al., "Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, vol. 20, no. 6, Nov.-Dec. 2000, pp. 26-44.
[4] J.L. Cruz et al., Multiple-Banked Register File Architecture Proc. 27th Int'l Symp. Computer Architecture, pp. 316-325, 2000.
[5] Design of High-Performance Microprocessor Circuits, A. Chandrakasan et al., eds. IEEE Press, 2001.
[6] J. Emer, EV8: The Post-Ultimate Alpha Keynote Address Int'l Conf. Parallel Architectures and Compilation Techniques (PACT '01), Sept. 2001.
[7] D. Folegnani and A. Gonzalez, Energy-Effective Issue Logic Proc. Int'l Symp. Computer Architecture, July 2001.
[8] G. Kucuk, K. Ghose, D. Ponomarev, and P. Kogge, Energy-Efficient Instruction Dispatch Buffer Design for Superscalar Processors Proc. Int'l Symp. Low Power Electronics and Design (ISLPED '01), pp. 237-242, Aug. 2001.
[9] R.E. Kessler, “The Alpha 21264 Microprocessor,” IEEE Micro, vol. 19, no. 2, pp. 24–36, Mar./Apr. 1999.
[10] K.-J. Lin and C.-W. Wu, A Low-Power CAM Design for LZ Data Compression IEEE Trans. Computers, vol. 49, no. 10, pp. 1139-1145, Oct. 2000.
[11] S. Palacharla, N.P. Jouppi, and J.E. Smith, Quantifying the Complexity of Superscalar Processors Technical Report CS-TR-96-1308, Dept. of Computer Science, Univ. of Wisconsin, 1996.
[12] C.A. Zukowski and S.-Y. Wang, “Use of Selective Precharge for Low-Power on the Match Lines of Content-Addressable Memories,” Proc. IEEE Int'l Workshop Memory, Technology, Design, and Testing, pp. 64-68, Aug. 1997.
[13] D. Ponomarev, G. Kucuk, and K. Ghose, AccuPower: An Accurate Power Estimation Tool for Superscalar Microprocessors Proc. Design, Automation, and Test in Europe (DATE-02), pp. 124-129, Mar. 2002.
[14] M. Huang, J. Renau, and J. Torrellas, Energy-Efficient Hybrid Wakeup Logic Proc. Int'l Symp. Low Power Electronics and Design (ISLPED '02), 2002.
[15] J. Farrell and T. Fischer, “Issue Logic for a 600-MHz Out-of-Order Execution Microprocessor,” IEEE J. Solid-State Circuits, vol. 33, no. 5, May 1998.

Index Terms:
Energy-efficient comparators, low-power datapath.
Dmitry V. Ponomarev, Gurhan Kucuk, Oguz Ergin, Kanad Ghose, "Energy Efficient Comparators for Superscalar Datapaths," IEEE Transactions on Computers, vol. 53, no. 7, pp. 892-904, July 2004, doi:10.1109/TC.2004.29
Usage of this product signifies your acceptance of the Terms of Use.