This Article 
 Bibliographic References 
 Add to: 
Design and Analysis of a Self-Timed Duplex Communication System
July 2004 (vol. 53 no. 7)
pp. 798-814

Abstract—Communication-centric design is a key paradigm for systems-on-chips (SoCs), where most computing blocks are predesigned IP cores. Due to the problems with distributing a clock across a large die, future system designs will be more asynchronous or self-timed. For portable, battery-run applications, power and pin efficiency is an important property of a communication system where the cost of a signal transition on a global interconnect is much greater than for internal wires in logic blocks. The paper addresses this issue by designing an asynchronous communication system aimed at power and pin efficiency. Another important issue of SoC design is design productivity. It demands new methods and tools, particularly for designing communication protocols and interconnects. The design of a self-timed communication system is approached employing formal techniques supported by verification and synthesis tools. The protocol is formally specified and verified with respect to deadlock-freedom and delay-insensitivity using a Petri-net-based model-checking tool. A protocol controller has been synthesized by a direct mapping of the Petri net model derived from the protocol specification. The logic implementation was analyzed using the Cadence toolkit. The results of SPICE simulation show the advantages of the direct mapping method compared to logic synthesis.

[1] J. Bainbridge, Asynchronous System-on-Chip Interconnect. Springer-Verlag, 2002.
[2] L. Benini and G. De Micheli, "Networks on Chips: A New SoC Paradigm," Computer, vol. 35, no. 1, Jan. 2002, pp. 70-78.
[3] A. Bystrov and A. Yakovlev, Asynchronous Circuit Synthesis by Direct Mapping: Interfacing to Environment Proc. Eighth IEEE Int'l Symp. Asynchronous Circuits and Systems, pp. 127-136, 2002.
[4] J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, Logic Synthesis of Asynchronous Controllers and Interfaces. Springer-Verlag, 2002.
[5] A.S. Danthine,“Protocol representation with finite-state models,” IEEE Trans. Comm., vol. 28, no. 4, pp. 632-642, Apr. 1980.
[6] R. David, Modular Design of Asynchronous Circuits Defined by Graphs IEEE Trans. Computers, vol. 26, no. 8, pp. 727-737, Aug. 1977.
[7] A. Efthymiou, The Design of a Low-Power Asynchronous Communication System Proc. Ninth UK Asynchronous Forum, pp. 1-5, Dec. 2000.
[8] R.M. Fuhrer, S.M. Nowick, M. Theobald, N.K. Jha, B. Lin, and L. Plana, Minimalist: An Environment for the Synthesis, Verification, and Testability of Burst-Mode Asynchronous Machines Technical Report TR CUCS-020-99, Columbia Univ., New York, July 1999.
[9] S.B. Furber, A. Efthymiou, and M. Singh, A Power-Efficient Duplex Communication System Proc. Int'l Workshop Asynchronous Interfaces (AINT'2000), 2000.
[10] L.A. Hollaar, Direct Implementation of Asynchronous Control Units IEEE Trans. Computers, vol. 31, no. 12, pp. 1133-1141, Dec. 1982.
[11] A. Madalinski, A. Bystrov, V. Khomenko, and A. Yakovlev, Visualization and Resolution of Coding Conflicts in Asynchronous Circuit Design Proc. Design, Automation and Test in Europe Conf., pp. 926-931, Mar. 2003.
[12] K.L. McMillan, Symbolic Model Checking. Kluwer AP, 1993.
[13] T. Murata, “Petri Nets: Properties, Analysis and Application,” Proc. IEEE, vol. 77, no. 4, 1989.
[14] S.M. Nowick, Automatic Synthesis of Burst-Mode Asynchronous Controllers PhD thesis, Dept. of Computer Science, Stanford Univ., 1993.
[15] L.Y. Rosenblum and A.V. Yakovlev, Signal Graphs: From Self-Timed to Timed Ones Proc. Int'l Workshop Timed Petri Nets, pp. 199-207, July 1985.
[16] A. Semenov, Verification and Synthesis of Asynchronous Control Circuits Using Petri Net Unfoldings PhD thesis, Univ. of Newcastle upon Tyne, July 1997.
[17] D. Sokolov, A. Bystrov, and A. Yakovlev, STG Optimisation in the Direct Mapping of Asynchronous Circuits Proc. Design, Automation and Test in Europe, pp. 932-937, Mar. 2003.
[18] J.-T. Udding, Classification and Composition of Delay-Insensitive Circuits PhD thesis, Eindhoven Univ. of Tech nology, 1984.
[19] K. vanBerkel, Beware the Isochronic Fork Integration, the VLSI J., vol. 13, no. 2, pp. 103-128, June 1992.
[20] V.I. Varshavsky and V.B. Marakhovsky, Asynchronous Control Device Design by Net Model Behavior Simulation Application and Theory of Petri Nets 1996, J. Billington and W. Reisig, eds., June 1996.
[21] T. Verhoeff, Delay-Insensitive Codes An Overview Distributed Computing, vol. 3, no. 1, pp. 1-8, 1988.
[22] A. Yakovlev, V. Varshavsky, V. Marakhovsky, and A. Semenov, Designing an Asynchronous Pipeline Token Ring Interface Proc. Int'l Conf. Asynchronous Design Methodologies, pp. 32-41, May 1995.
[23] A.V. Yakovlev and A.M. Koelmans, Petri Nets and Digital Hardware Design Lectures on Petri Nets II: Applications. Advances in Petri Nets, W. Reisig and G. Rozenberg, eds., 1998.

Index Terms:
Asynchronous circuits, communication protocols, modeling, Petri nets, power and pin efficiency, self-timed circuits, signal transition graphs, synthesis.
Alex Yakovlev, Steve Furber, Ren? Krenz, Alexandre Bystrov, "Design and Analysis of a Self-Timed Duplex Communication System," IEEE Transactions on Computers, vol. 53, no. 7, pp. 798-814, July 2004, doi:10.1109/TC.2004.26
Usage of this product signifies your acceptance of the Terms of Use.