This Article 
 Bibliographic References 
 Add to: 
Zero-Aliasing Space Compaction of Test Responses Using a Single Periodic Output
December 2003 (vol. 52 no. 12)
pp. 1646-1651

Abstract—A structure-independent method for space compaction in combinational circuits based on a new generic scheme is presented in this paper. It is shown that a single-output compactor can always be designed for compressing test responses of a circuit-under-test (CUT) with guaranteed zero-aliasing. Test responses from multiple outputs are compacted to a single periodic data stream. The compactor is independent of the fault model and can be designed only from the knowledge of the given test set and the corresponding fault-free responses. An additional response logic and a special code checker are used to design the compactor. The same test set given for the CUT also detects all multiple stuck-at faults in the response logic and almost all faults in the rest of the compactor. Further, time compaction is also easily achieved. Since the design can be accomplished without any information about the structure and functionality of the CUT, it would be useful for testing embedded cores as their internal structures may not be transparent to the users.

[1] Y. Zorian, E.J. Marinissen, and S. Dey, "Testing Embedded-Core-Based System Chips," Proc. IEEE Int'l Test Conf., IEEE CS Press, Los Alamitos, Calif., 1998, pp. 130-143.
[2] M. Gössel, E. Sogomonyan, and A. Morosov, A New Totally Error Propagating Compactor for Arbitrary Cores with Digital Interfaces Proc. VLSI Test Symp., pp. 49-56, 1999.
[3] B. Pouya and N.A. Touba, "Synthesis of Zero-Aliasing Elementary-Tree Space Compactors," Proc. 1998 VLSI Test Conf., pp. 70-77, 1998.
[4] K. Chakrabarty and J.P. Hayes, "Test Response Compaction Using Multiplexed Parity Trees," IEEE Trans. Computer-Aided Design, vol. 15, pp. 1,399-1,408, Nov. 1996.
[5] K. Chakrabarty, B.T. Murray, and J.P. Hayes, Optimal Zero-Aliasing Space Compaction of Test Responses IEEE Trans. Computers, vol. 47, no. 11, pp. 1171-1187, Nov. 1998.
[6] J. Savir, "Shrinking Wide Compressors," IEEE Trans. Computer-Aided Design, vol. 14, pp. 1,379-1,387, Nov. 1995.
[7] M. Karpovsky and P. Nagvaraja, Optimal Time and Space Compression of Test Rsponses for VLSI Devices Proc. Int'l Test Conf., pp. 946-955, 1987.
[8] S.M. Reddy, K.K. Saluja, and M.G. Karpovsky, "A Data Compression Technique for Built-In Self-Test," IEEE Trans. Computers, vol. 37, no. 9, pp. 1,151-1,156, Sept. 1988.
[9] Y.K. Li and J.P. Robinson, Space Compaction Methods with Output Data Modification IEEE Trans. Computer-Aided Design, vol. 6, pp. 290-294, Mar. 1987.
[10] D.K. Pradhan and S. Gupta, A New Framework for Designing and Analyzing BIST Techniques and Zero Aliasing Compression IEEE Trans. Computers, vol. 40, no. 6, June 1991.
[11] Y. Zorian and V.K. Agarwal, Optimizing Error Masking in BIST by Output Data Modification J. Electronic Testing: Theory and Applications, vol. 1, pp. 59-71, 1990.
[12] M. Seuring and K. Chakrabarty, Space Compaction of Test Responses for IP Cores Using Orthogonal Transmission Functions Proc. VLSI Test Symp., pp. 213-219, 2000.
[13] S. Kundu, E.S. Sogomonyan, M. Gössel, and S. Tarnick, Self-Checking Comparator with One Periodic Output IEEE Trans. Computers, vol. 45, no. 3, pp. 379-380, Mar. 1996.
[14] E.S. Sogomonyan and M. Gössel, Design of Self-Testing and On-Line Fault Detection in Combinational Circuits with Weakly Independent Outputs J. Electronic Testing: Theory and Applications, vol. 4, pp. 267-281, 1993.
[15] I. Kohavi and Z. Kohavi, Detection of Multiple Faults in Combinational Logic Networks IEEE Trans. Computers, vol. 21, no. 6, pp. 556-568, June 1972.
[16] M.J. Batek and J.P. Hayes, Test Set Preserving Logic Transformation Proc. Design Automation Conf., pp. 454-458, 1992.
[17] R.K. Brayton, G.D. Hachtel, C.T. McMullen, and A.L. Sangiovanni-Vincintelli, Logic Minimization Algorithms for VLSI Synthesis.Boston: Kluwer Academic, 1984.
[18] E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, A. Saldanha, H. Savoj, P.R. Stephan, and A.L. Sangiovanni-Vincentelli, SIS: A System for Sequential Circuit Synthesis Technical Report UCB/ERL M92/41, Electronic Research Lab., 1992.
[19] I. Hamzaoglu and J.H. Patel, MINTEST Proc. Int'l Conf. Computer-Aided Design, /www.extra. itc02socbenchmwww.crhc.uiuc.eduIGATE, Nov. 1998.
[20] M.C. Hansen and J.P. Hayes, "High-Level Test Generation Using Physically-Induced Faults," Proc. 1995 VLSI Test Symp., pp. 20-28, 1995.

Index Terms:
Space compaction, stuck-at faults, system-on-a-chip, testing.
Bhargab B. Bhattacharya, Alexej Dmitriev, Michael G?ssel, "Zero-Aliasing Space Compaction of Test Responses Using a Single Periodic Output," IEEE Transactions on Computers, vol. 52, no. 12, pp. 1646-1651, Dec. 2003, doi:10.1109/TC.2003.1252860
Usage of this product signifies your acceptance of the Terms of Use.