This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip
December 2003 (vol. 52 no. 12)
pp. 1619-1632

Abstract—We describe an integrated framework for system-on-chip (SOC) test automation. Our framework is based on a new test access mechanism (TAM) architecture consisting of flexible-width test buses that can fork and merge between cores. Test wrapper and TAM cooptimization for this architecture is performed by representing core tests using rectangles and by employing a novel rectangle packing algorithm for test scheduling. Test scheduling is tightly integrated with TAM optimization and it incorporates precedence and power constraints in the test schedule, while allowing the SOC integrator to designate a group of tests as preemptable. Test preemption helps avoid hardware and power consumption conflicts, thereby leading to a more efficient test schedule. Finally, we study the relationship between TAM width and tester data volume to identify an effective TAM width for the SOC. We present experimental results on our test automation framework for four benchmark SOCs.

[1] J. Aerts and E.J. Marinissen, “Scan Chain Design for Test Time Reduction in Core-Based ICs,” Proc. Int'l Test Conf., pp. 448-457, 1998.
[2] C. Barnhart, V. Brunkhorst, F. Distler, O. Farnsworth, B. Keller, and B. Koenemann, OPMISR: The Foundation for Compressed ATPG Vectors Proc. Int'l Test Conf., pp. 748-757, Oct. 2001.
[3] M. Benabdenbi, W. Maroufi, and M. Marzouki, CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip Proc. Design, Automation, and Test in Europe (DATE) Conf., pp. 141-145, 2000.
[4] K. Chakrabarty, V. Iyengar, and A. Chandra, Test Resource Partitioning for System-on-a-Chip. Norwell, Mass.: Kluwer Academic, 2002.
[5] C.-A. Chen and S.K. Gupta, Efficient BIST TPG Design and Test Set Compaction via Input Reduction IEEE Trans. Computer-Aided Design, vol. 17, pp. 692-705, Aug. 1998.
[6] R.M. Chou, K.K. Saluja, and V.D. Agrawal, Scheduling Tests for VLSI Systems under Power Constraints IEEE Trans. VLSI Systems, vol. 5, no. 2, June 1997.
[7] E.G. Coffman Jr., M.R. Garey, D.S. Johnson, and R.E. Tarjan, Performance Bounds for Level-Oriented Two-Dimensional Packing Algorithms SIAM J. Computing, vol. 9, pp. 809-826, 1980.
[8] M. Ehrgott, Multicriteria Optimization. Berlin: Springer, 2000.
[9] S.K. Goel and E.J. Marinissen, Cluster-Based Test Architecture Design for System-on-Chip Proc. VLSI Test Symp., pp. 259-264, 2002.
[10] P. Harrod, Testing Re-Usable IP: A Case Study Proc. Int'l Test Conf., pp. 493-498, 1999.
[11] Y. Huang et al., On Concurrent Test of Core-Based SOC Design J. Electronic Testing: Theory and Applications, vol. 18, pp. 401-414, Aug. 2002.
[12] V. Iyengar and K. Chakrabarty, System-on-a-Chip Test Scheduling with Precedence Relationships, Preemption, and Power Constraints IEEE Trans. Computer-Aided Design, vol. 21, pp. 1088-1094, Sept. 2002.
[13] V. Iyengar, K. Chakrabarty, and E.J. Marinissen, Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip J. Electronic Testing: Theory and Applications, vol. 18, pp. 213-230, Apr. 2002.
[14] V. Iyengar, K. Chakrabarty, and E.J. Marinissen, Efficient Test Access Mechanism Optimization for System-on-Chip IEEE Trans. Computer-Aided Design, vol. 22 May 2003.
[15] W. Jiang and B. Vinnakota, Defect-Oriented Test Scheduling Proc. VLSI Test Symp., pp. 433-438, Apr. 1999.
[16] S. Koranne, On Test Scheduling for Core-Based SOCs Proc. Int'l Conf. VLSI Design, pp. 505-510, 2002.
[17] E. Larsson and Z. Peng, Test Scheduling and Scan-Chain Division under Power Constraint Proc. Asian Test Symp., pp. 259-264, 2001.
[18] E.J. Marinissen et al., "A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores," Proc. IEEE Int'l Test Conf., IEEE CS Press, Los Alamitos, Calif., 1998, pp. 284-293.
[19] E.J. Marinissen, S.K. Goel, and M. Lousberg, Wrapper Design for Embedded Core Test Proc. Int'l Test Conf., pp. 911-920, 2000.
[20] E.J. Marinissen, The Role of Test Protocols in Automated Test Generation for Embedded-Core-Based System ICs J. Electronic Testing: Theory and Applications, vol. 18, pp. 435-454, Aug. 2002.
[21] E.J. Marinissen, V. Iyengar, and K. Chakrabarty, A Set of Benchmarks for Modular Testing of SOCs Proc. Int'l Test Conf., pp. 519-528, 2002. (Benchmarks available at).
[22] M. Nourani and C. Papachristou, An ILP Formulation to Optimize Test Access Mechanism in System-on-Chip Testing Proc. Int'l Test Conf., pp. 902-910, 2000.
[23] N.A. Touba and B. Pouya, “Using Partial Isolation Rings to Test Core-Based Designs,” IEEE Design and Test of Computers, vol. 14, pp. 52-59, Oct./Dec. 1997.
[24] P. Varma and S. Bhatia, "A Structured Test Re-Use Methodology for Core-Based System Chips," Proc. IEEE Int'l Test Conf., IEEE CS Press, Los Alamitos, Calif., 1998, pp. 294-302.
[25] D. Zhao and S. Upadhyaya, Adaptive Test Scheduling in SoC's by Dynamic Partitioning Proc. Int'l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 334-342, 2002.
[26] Y. Zorian, E.J. Marinissen, and S. Dey, "Testing Embedded-Core-Based System Chips," Computer, June 1999, pp. 52-60.

Index Terms:
Core-based systems, rectangle packing, system-on-a-chip, test access mechanism, test scheduling, testing time, test wrapper.
Citation:
Vikram Iyengar, Krishnendu Chakrabarty, Erik Jan Marinissen, "Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip," IEEE Transactions on Computers, vol. 52, no. 12, pp. 1619-1632, Dec. 2003, doi:10.1109/TC.2003.1252857
Usage of this product signifies your acceptance of the Terms of Use.