
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
C.M. Krishna, YannHang Lee, "VoltageClockScaling Adaptive Scheduling Techniques for Low Power in Hard RealTime Systems," IEEE Transactions on Computers, vol. 52, no. 12, pp. 15861593, December, 2003.  
BibTex  x  
@article{ 10.1109/TC.2003.1252854, author = {C.M. Krishna and YannHang Lee}, title = {VoltageClockScaling Adaptive Scheduling Techniques for Low Power in Hard RealTime Systems}, journal ={IEEE Transactions on Computers}, volume = {52}, number = {12}, issn = {00189340}, year = {2003}, pages = {15861593}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2003.1252854}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  VoltageClockScaling Adaptive Scheduling Techniques for Low Power in Hard RealTime Systems IS  12 SN  00189340 SP1586 EP1593 EPD  15861593 A1  C.M. Krishna, A1  YannHang Lee, PY  2003 KW  Poweraware computing KW  realtime systems KW  dynamic voltage scaling. VL  52 JA  IEEE Transactions on Computers ER   
Abstract—Many embedded systems operate under severe power and energy constraints. Voltage clock scaling is one mechanism by which energy consumption may be reduced: It is based on the fact that power consumption is a quadratic function of the voltage, while the speed is a linear function. In this paper, we show how voltage scaling can be scheduled to reduce energy usage while still meeting realtime deadlines.
[1] H. Aydin, R. Melhem, D. Mosse, and P.M. Alvarez, Determining Optimal Processor Speeds for Periodic RealTime Tasks with Different Power Characteristics Proc. Euromicro Conf. RealTime Systems, 2001.
[2] L. Benini and G. De Micheli, "SystemLevel Power Optimization Techniques and Tools," ACM Trans. Design Automation for Embedded Systems (TODAES), vol. 5, no. 2, Apr. 2000, pp.115192.
[3] T. Burd and R.W. Brodersen, Design Issues for Dynamic Voltage Scaling Proc. 2000 Int'l Symp. Low Power Electronics and Design, pp. 914, July 2000.
[4] A. Chandrakasan, S. Sheng, and R. Brodersen, "LowPower CMOS Digital Design," IEEE J. SolidState Circuits, Apr. 1992, pp. 473484.
[5] J.M. Chang and M. Pedram, Energy Minimization Using Multiple Supply Voltages IEEE Trans. VLSI Systems, vol. 5, no. 4, pp. 436443, Dec. 1997.
[6] J. Dey, J. Kurose, D. Towsley, C. Krishna, and M. Girkar, "Efficient OnLine Processor Scheduling for a Class of IRIS RealTime Tasks," Proc. 13th ACM SIGMETRICS Conf., pp. 217228,Santa Clara, Calif., May 1993.
[7] R. Ernst and W. Ye, Embedded Program Timing Analysis Based on Path Clustering and Architecture Classification Proc. Int'l Conf. ComputerAided Design (ICCAD '97) pp. 598604, 1997.
[8] I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M. Srivastava, Power Optimization of Variable Voltage CoreBased Systems Proc. 35th Design Automation Conf. (DAC '98), 1998.
[9] I. Hong, M. Potkonjak, and M. Srivastava, OnLine Scheduling of Hard RealTime Tasks on Variable Voltage Processor Proc. ComputerAided Design (ICCAD '98), pp. 653656, 1998.
[10] I. Hong, G. Qu, M. Potkonjak, and M. Srivastava, Synthesis Techniques for LowPower Hard RealTime Systems on Variable Voltage Processors Proc. 19th IEEE RealTime Systems Symp. (RTSS '98), Dec. 1998.
[11] T. Ishihara and H. Yasuura, Voltage Scheduling Problem for Dynamically Variable Voltage Processors Proc. ACM Int'l Symp. LowPower Electronics and Design, pp. 197199, 1988.
[12] M.M. Khellah and M.I. Elmasry, Power Minimization of HighPerformance Submicron CMOS Circuits Using a Dual$\rm V_{dd}$Dual$\rm V_{th}$(DVDV) Approach Proc. 1999 ACM Int'l Symp. LowPower Electronics and Design, pp. 106108, 1998.
[13] C. Krishna and Y. Lee, Voltage Clock Scaling Adaptive Scheduling Techniques for Low Power in Hard RealTime Systems Proc. Sixth IEEE RealTime Technology and Applications Symp. (RTAS '00), May 2000.
[14] S. Lee and T. Sakurai, Runtime Voltage Hopping for LowPower RealTime Systems Proc. 37th Design Automation Conf., pp. 806809, June 2000.
[15] C.M. Krishna and K.G. Shin, RealTime Systems. New York: McGrawHill 1997.
[16] Y.H. Lee and C.M. Krishna, VoltageClock Scaling for Low Energy Consumption in FixedPriority RealTime Embedded Systems RealTime Systems, to appear.
[17] Y.R Lin, C.T. Hwang, and A. Wu, Scheduling Techniques for Variable Voltage Low Power Designs ACM Trans. Design Automation of Electronic Systems, vol. 2, no. 2, pp. 8197, Apr. 1997.
[18] J.W.S. Liu, RealTime Systems. Upper Saddle River N.J.: Prentice Hall, 2000.
[19] C.D. Locke, Softwre Architecture for Hard Realtime Applications: Cyclic Executives vs. Fixed Priority Executives J. RealTime Systems, vol. 4, pp. 3753, 1992.
[20] T. Ma and K. Shin, A UserCustomizable EnergyAdaptive Combined Static/Dynamic Scheduler for Mobile Applications Proc. 21st IEEE RealTime Systems Symp. (RTSS '00), pp. 227236, 2000.
[21] D. Mosse, H. Aydin, B. Childers, and R. Melhem, CompilerAssisted Dynamic PowerAware Scheduling for RealTime Applications Proc. Workshop Compiler and OS for Low Power, 2000.
[22] C.Y. Park and A.C. Shaw, "Experiments With a Program Timing Tool Based on SourceLevel Timing Schema," Computer, pp. 4857, May 1991.
[23] T. Okuma, T. Ishihara, and H. Yasuura, RealTime Task Scheduling for a VariableVoltage Processor Proc. 12th Int'l Symp. System Synthesis, pp. 2529, Nov. 1999.
[24] T. Pering, T. Burd, and R. Brodersen, “The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 7681, Aug. 1998.
[25] G. Qu and M. Potkonjak, Achieving Utility Arbitrarily Close to the Optimal with Limited Energy Proc. ACM Int'l Symp. LowPower Electronics and Design, pp. 125130, 2000.
[26] Y. Shin and K. Choi, Power Conscious Fixed Priority Scheduling for Hard RealTime Systems Proc. 36th Design Automation Conf. (DAC '99), pp. 134139, 1999.
[27] A. Sinha, A. Wang, and A.P. Chandrakasan, "Algorithmic Transforms for Efficient Energy Scalable Computation," Proc. Int'l Symp. on Low Power Electronics and Design, 2000, pp. 3136.
[28] M. Weiser, B. Welch, A. Demers, and S. Shenker, Scheduling for Reduced CPU Energy Proc. USENIX Symp. Operating Systems Design and Implementation, pp. 1323, 1994.
[29] O.S. Unsal, I. Koren, and C.M. Krishna, PowerAware Replication of Data Structures in Distributed Embedded RealTime Systems Proc. Fifth Int'l Workshop Embedded/Distributed High Performance Computing Systems and Applications, 2000.
[30] F. Yao, A. Demers, and S. Shenker, A Scheduling Model for Reduced CPU Energy Proc. IEEE Ann. Foundations of Computer Science, pp. 374382, 1995.
[31] Introduction to Thumb. ARM Documentation, Advanced RISC Machines, Ltd., 1995.