The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.11 - November (2003 vol.52)
pp: 1399-1406
ABSTRACT
<p><b>Abstract</b>—In this paper, we present new design methods for modulo 2<SUP>n</SUP>± 1 adders. We use the same select-prefix addition block for both modulo 2<SUP>n</SUP> - 1 and diminished-one modulo 2^n+1 adder design. VLSI implementations of the proposed adders in static CMOS show that they achieve an attractive combination of speed and area costs.</p>
INDEX TERMS
modulo 2n± 1 adders, select-prefix adders, computer arithmetic, VLSI architectures.
CITATION
Costas Efstathiou, Haridimos T. Vergos, Dimitris Nikolos, "Modulo 2<sup>n</sup> ± 1 Adder Design Using Select-Prefix Blocks", IEEE Transactions on Computers, vol.52, no. 11, pp. 1399-1406, November 2003, doi:10.1109/TC.2003.1244938
29 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool