The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.10 - October (2003 vol.52)
pp: 1312-1319
ABSTRACT
<p><b>Abstract</b>—This paper presents a theoretical result in the context of realizing high-speed hardware for parallel CRC checksums. Starting from the serial implementation widely reported in the literature, we have identified a recursive formula from which our parallel implementation is derived. In comparison with previous works, the new scheme is faster and more compact and is independent of the technology used in its realization. In our solution, the number of bits processed in parallel can be different from the degree of the polynomial generator. Last, we have also developed high-level parametric codes that are capable of generating the circuits autonomously when only the polyonomial is given.</p>
INDEX TERMS
Parallel CRC, LFSR, error-detection, VLSI, FPGA, VHDL, digital logic.
CITATION
Giuseppe Campobello, Giuseppe Patan?, Marco Russo, "Parallel CRC Realization", IEEE Transactions on Computers, vol.52, no. 10, pp. 1312-1319, October 2003, doi:10.1109/TC.2003.1234528
14 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool