This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Analysis and FPGA Implementation of Image Restoration under Resource Constraints
March 2003 (vol. 52 no. 3)
pp. 390-399

Abstract—Programmable logic is emerging as an attractive solution for many digital signal processing applications. In this work, we have investigated issues arising due to the resource constraints of FPGA-based systems. Using an iterative image restoration algorithm as an example we have shown how to manipulate the original algorithm to suit it to an FPGA implementation. Consequences of such manipulations have been estimated, such as loss of quality in the output image. We also present performance results from an actual implementation on a Xilinx FPGA. Our experiments demonstrate that, for different criteria, such as result quality or speed, the best implementation is different as well.

[1] H.C. Andrews and B.R. Hunt, Digital Image Restoration. Prentice Hall, 1977.
[2] H.J. Trussel and B.R. Hunt, “Improved Methods of Maximum A Posteriori Restoration,” IEEE Trans. Computers, vol. 28, 1979.
[3] J. Biemond, J. Rieske, and J.J. Gerbrands, “A Fast Kalman Filter for Images Degraded by Both Blur and Noise,” IEEE Trans. Acoustics, Speech, and Signal Processing, 1983.
[4] A.K. Katsaggelos, “Iterative Image Restoration Algorithms,” Optical Eng., vol. 28, pp. 735-748, July 1989.
[5] M. Sarrafzadeh, A.K. Katsaggelos, and S.P. Kumar, Parallel Architectures for Iterative Image Restoration, M. Bayoumi, ed. Kluwer Academic, 1991.
[6] K. Mehlhorn and F.P. Preparata, "Area-Time Optimal VLSI Integer Multiplier with Minimum Computation Time," Information and Control, vol. 58, pp. 137-156, 1983.
[7] G. Bilardi and M. Sarrafzadeh, “Optimal VLSI Circuits for Discrete Fourier Transform,” Advances in Computing Research, vol. 4, pp. 87-101, 1987.
[8] G.R. Goslin, “A Guide to Using Field Programmable Gate Arrays for Application-Specific Digital Signal Processing Performance,” Microelectronics J., vol. 28, pp. R24-R35, May 1997.
[9] J. Isoaho, J. Pasanen, O. Vainio, and H. Tenhunen, “DSP System Integration and Prototyping with FPGAS,” J. VLSI Signal Processing, vol. 6, pp. 155-172, Aug. 1993.
[10] A.G. Ye and D.M. Lewis, “Procedural Texture Mapping on FPGAs,” Proc. Int'l Symp. Field Programmable Gate Arrays, pp. 112-119, 1999.
[11] S. Knapp, “Using Programmable Logic to Accelerate DSP Functions,” http://www.xilinx.com/appnotesdspintro.pdf , 2000.
[12] C. Dick, B. Turney, and A.M. Reza, “Configurable Logic for Digital Signal Processing,” http://www.xilinix.com/products/logicare/ dspconfig_logic4_99.pdf, 1999.
[13] R. Peterson and B. Hutchings, “An Assessment of the Stability of FPGA-Based Systems for Use in Digital Signal Processing,” Proc. Fifth Int'l Workshop Field Programmable Logic and Applications, pp. 293-302, 1995.
[14] T.J. Moeller and D.R. Martinez, “Field Programmable Gate Array Based Radar Front-End Digital Signal Processing,” Proc. IEEE Symp. FPGAs for Custom Computing Machines, 1999.
[15] A.M. Shankiti and M. Leeser, “Implementing a RAKE Receiver for Wireless Communication on an FPGA-Based Computer System,” Proc. Inte'l Symp. Field Programmable Gate Arrays, pp. 145-151, 2000.
[16] P.M. Athanas and A.L. Abbott, "Real-Time Image Processing on a Custom-Computing Platform," Computer, vol. 28, no. 2, pp. 16-24, Feb. 1995.
[17] P. McCurry, F. Morgan, and L. Kilmartin, “Xilinx FPGA Implementation of a Pixel Processor for Object Detection Applications,” Proc. Irish Signals and Systems Conf., 2000.
[18] D.J. Li, L. Jiang, T. Isshiki, and H. Kunieda, “New VLSI Array Processor Design for Image Window Operations,” IEEE Trans. Circuits and Systems II—Analog and Digital Signal Processing, pp. 635-640, May 1999.
[19] J. Russ, The Image Processing Handbook, pp. 354-357, CRC Press, IEEE Press, 1999.

Index Terms:
FPGA, image restoration, image segmentation.
Citation:
Seda Ogrenci Memik, Aggelos K. Katsaggelos, Majid Sarrafzadeh, "Analysis and FPGA Implementation of Image Restoration under Resource Constraints," IEEE Transactions on Computers, vol. 52, no. 3, pp. 390-399, March 2003, doi:10.1109/TC.2003.1183952
Usage of this product signifies your acceptance of the Terms of Use.