This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Architectures and VLSI Implementations of the AES-Proposal Rijndael
December 2002 (vol. 51 no. 12)
pp. 1454-1459

Abstract—Two architectures and VLSI implementations of the AES Proposal, Rijndael, are presented in this paper. These alternative architectures are operated both for encryption and decryption process. They reduce the required hardware resources and achieve high-speed performance. Their design philosophy is completely different. The first uses feedback logic and reaches a throughput value equal to 259 Mbit/sec. It performs efficiently in applications with low covered area resources. The second architecture is optimized for high-speed performance using pipelined technique. Its throughput can reach 3.65 Gbit/sec.

[1] “Advanced Encryption Standard Development Effort,” http://www.nist.govaes, 2000.
[2] B. Schneier, Applied Cryptography: Protocols, Algorithms and Source Code in C.New York: John Wiley&Sons, Inc., 1996.
[3] “Advanced Encryption Standard Home Page,” http://csrc.nist.gov/encryptionaes, 2001.
[4] “Third Advanced Encryption Standard (AES) Candidate Conf.,” Apr. 2000. http://crscr.nist.gov/encryption/aes//round2/ conf3aes3conf.htm.
[5] A. Dandalis, V.K. Prasanna, and J.D.P. Rolim, “A Comparative Study of Performance of AES Final Candidates Using FPGAs,” Proc. Third Advanced Encryption Standard (AES) Candidate Conf., Apr. 2000. (This work has also been published in the Proc. CHES 2000, Aug. 2000 ).
[6] A.J. Elbirt, W. Yip, B. Chetwynd, and C. Paar, “An FPGA Based Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists,” Proc. Third Advanced Encryption Standard (AES) Candidate Conf., Apr. 2000.
[7] K. Gaj and P. Chodowiec, “Comparison of the Hardware Performance of the AES Candidates Using Reconfigurable Hardware,” Proc. Third Advanced Encryption Standard (AES) Candidate Conf., Apr. 2000.
[8] B. Weeks, M. Bean, T. Rozylowicz, and C. Ficke, “Hardware Performance Simulations of Round 2 Advanced Encryption Standard Algorithms,” Proc. Third Advanced Encryption Standard (AES) Candidate Conf., Apr. 2000.
[9] K. Gaj and P. Chodowiec, “Fast Implementation and Fair Comparison of the Final Candidates for Advanced Encryption Standard Using Field Programmable Gate Arrays,” Proc. RSA Security Conf., Apr. 2001.
[10] H. Kuo and I. Verbauwhede, “Architectural Optimization for a 1.82Gbits/Sec VLSI Implementation of the AES Rijndael Algorithm,” Proc. Workshop Cryptographic Hardware and Embedded Systems—CHES 2001, pp. 51-64, 2001.
[11] V. Fischer and M. Drutarovský, “Two Methods of Rijndael Implementation in Reconfigurable Hardware,” Proc. Workshop Cryptographic Hardware and Embedded Systems—CHES 2001, pp. 77-92, 2001.
[12] P. Mroczkowski, “Implementation of the Block Cipher Rijndael Using Altera FPGA,” http://csrc.nist.gov/encryption/aes/round2 pubcmnts.htm, 2001.
[13] J. Daemen and V. Rijmen, “AES Proposal: Rijndael,” http://www.esat.kuleuven.ac.be/~rijmenrijndael , 2001.
[14] H. Brunner, A. Curiger, and M. Hofstetter, On Computing Multiplicative Inverses in${\rm GF}(2^m)$ IEEE Trans. Computers, vol. 42, no. 8, pp. 1010-1015, Aug. 1993.
[15] C.C. Wang,T.K. Truong,H.M. Shao,L.J. Deutsch,J.K. Omura, and I.S. Reed,"VLSI Architectures for Computing Multiplications and Inverses inGF(2m)," IEEE Trans. Computers, vol. 34, no. 8, pp. 709-716, Aug. 1985.
[16] K. Araki, I. Fujita, and M. Morisue, “Fast Inverters over Finite Field Based on Euclid's Algorithm,” Trans IEICE, vol. E-72, no. 11, pp. 1230-1234, Nov. 1989.
[17] Xilinx Inc., San Jose, Calif., “Virtex, 2.5 V Field Programmable Gate Arrays,” 2001, www.xilinx.com.

Index Terms:
AES, Rijndael, secret key ciphers, security, pipelining architectures.
Citation:
N. Sklavos, O. Koufopavlou, "Architectures and VLSI Implementations of the AES-Proposal Rijndael," IEEE Transactions on Computers, vol. 51, no. 12, pp. 1454-1459, Dec. 2002, doi:10.1109/TC.2002.1146712
Usage of this product signifies your acceptance of the Terms of Use.