• Publication
  • 2002
  • Issue No. 7 - July
  • Abstract - Enumeration of Test Sequences in Increasing Chronological Order to Improve the Levels of Compaction Achieved by Vector Omission
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Enumeration of Test Sequences in Increasing Chronological Order to Improve the Levels of Compaction Achieved by Vector Omission
July 2002 (vol. 51 no. 7)
pp. 866-872

We describe a method to improve the levels of compaction achievable by static compaction procedures based on vector omission. Such procedures are used to reduce the lengths of test sequences for synchronous sequential circuits without reducing the fault coverage. The proposed procedure enumerates, in increasing chronological order, test sequences consisting of subsets of the vectors included in a given test sequence that needs to be compacted. The unique feature of this approach is that test vectors omitted from the test sequence at an earlier iteration can be reintroduced at a later iteration. This results in a less greedy procedure and helps reduce the compacted test sequence length beyond the length that can be achieved if vectors are omitted permanently as in earlier procedures.

[1] I. Pomeranz and S.M. Reddy, On Static Compaction of Test Sequences for Synchronous Sequential Circuits Proc. 33rd Design Automation Conf., pp. 215-220, June 1996.
[2] I. Pomeranz and S.M. Reddy, “Procedures for Static Compaction of Test Sequences for Synchronous Sequential Circuits,” IEEE Trans. Computers, vol. 49, no. 6, pp. 596-607, June 2000.
[3] I. Pomeranz and S.M. Reddy, “Vector Restoration Based Static Compaction of Test Sequences for Synchronous Sequential Circuits,” Proc. Int'l Conf. Computer Design, pp. 360-365, Oct. 1997.
[4] I. Pomeranz, S.M. Reddy, and R. Guo, “Static Test Compaction for Synchronous Sequential Circuits Based on Vector Restoration,” IEEE Trans. Computer-Aided Design, pp. 1040-1049, July 1999.
[5] M.S. Hsiao, E.M. Rudnick, and J.H. Patel, “Fast Algorithms for Static Compaction of Sequential Circuit Test Vectors,” Proc. VLSI Test Symp., pp. 188-195, Apr. 1997.
[6] M.S. Hsiao and S.T. Chakradhar, “State Relaxation Based Subsequence Removal for Fast Static Compaction in Sequential Circuits,” Proc. Conf. Design Automation and Test in Europe, pp. 577-582, Feb. 1998.
[7] R. Guo, I. Pomeranz, and S.M. Reddy, “Procedures for Static Compaction of Test Sequences for Synchronous Sequential Circuits Based on Vector Restoration,” Proc. Conf. Design Automation and Test in Europe, pp. 583-587, Feb. 1998.
[8] S.K. Bommu, S.T. Chakradhar, and K.B. Doreswamy, “Static Test Sequence Compaction Based on Segment Reordering and Accelerated Vector Restoration,” Proc. 1998 Int'l Test Conf., pp. 954-961, Oct. 1998.
[9] S. Bommu, S.T. Chakradhar, and K.B. Doreswamy, "Static Compaction Using Overlapped Restoration and Segment Pruning," Proc. Int'l Conf. Computer-Aided Design, IEEE CS Press, Los Alamitos, Calif., 1998, pp. 140-146.
[10] R. Guo, I. Pomeranz, and S.M. Reddy, “On Speeding-Up Vector Restoration Based Static Compaction of Test Sequences for Sequential Circuits,” Proc. Seventh Asian Test Symp., pp. 467-471, Nov. 1998.
[11] M.S. Hsiao, E.M. Rudnick, and J.H. Patel, “Sequential Circuit Test Generation Using Dynamic State Traversal,” Proc. 1997 European Design and Test Conf., pp. 22-28, Mar. 1997.
[12] A.J. Lee, A. Nica, and E.A. Rundensteiner, “Keeping Virtual Information Resources Up and Running,” Proc. IBM Centre for Advanced Studies Conf. (CASCON '97), pp. 1-14, Nov. 1997. (Best paper award.)

Index Terms:
Static test compaction, synchronous sequential circuits.
Citation:
Irith Pomeranz, Sudhakar M. Reddy, "Enumeration of Test Sequences in Increasing Chronological Order to Improve the Levels of Compaction Achieved by Vector Omission," IEEE Transactions on Computers, vol. 51, no. 7, pp. 866-872, July 2002, doi:10.1109/TC.2002.1017705
Usage of this product signifies your acceptance of the Terms of Use.