• Publication
  • 2002
  • Issue No. 4 - April
  • Abstract - Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Input Sequences Using Single and Multiple Fault Detection Times
 This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Input Sequences Using Single and Multiple Fault Detection Times
April 2002 (vol. 51 no. 4)
pp. 409-419

We describe an on-chip test generation scheme for synchronous sequential circuits that allows at-speed testing of such circuits. The proposed scheme is based on loading of (short) input sequences into an on-chip memory and expansion of these sequences on-chip into test sequences. Complete coverage of modeled faults is achieved by basing the selection of the loaded sequences on a deterministic test sequence T_0 and ensuring that every fault detected by T_0 is detected by the expanded version of at least one loaded sequence. Specifically, each input sequence S is constructed based on a different fault f and is extracted from T_0 around a time unit where f is detected by T_0. Experimental results presented for benchmark circuits show that the length of the sequence that needs to be stored on-chip at any given time is, on the average, 11 percent of the length of T_0 and that the total length of all the loaded sequences is, on the average, 48 percent of the length of T_0. These results are obtained by extracting each sequence S around the first detection time of a target fault f. These results are further improved by considering several time units for every target fault f and selecting the shortest possible sequence based on f.

[1] P.C. Maxwell, R.C. Aitken, K.R. Kollitz, and A.C. Brown, “IDDQ and AC Scan: The War Against Unmodelled Defects,” Proc. 1996 Int'l Test Conf., pp. 250-258, Oct. 1996.
[2] “Best Methods for At-Speed Testing?” Proc. 16th VLSI Test Symp., Panel 3, p. 460, Apr. 1998.
[3] L. Nachman, K.K. Saluja, S. Upadhyaya, and R. Reuse, “Random Pattern Testing for Sequential Circuits Revisited,” Proc. 26th Fault-Tolerant Computing Symp., pp. 44-52, June 1996.
[4] I. Pomeranz and S.M. Reddy, “Built-In Test Generation for Synchronous Sequential Circuits,” Proc. Int'l Conf. Computer-Aided Design, pp. 421-426, Nov. 1997.
[5] V. Iyengar, K. Chakrabarty, and B.T. Murray, “Built-In Self Testing of Sequential Circuits Using Precomputed Test Sets,” Proc. VLSI Test Symp., pp. 418-422, Apr. 1998.
[6] I. Pomeranz and S.M. Reddy, “A Learning-Based Method to Match a Test Pattern Generator to a Circuit-Under-Test,” Proc. 1993 Int'l Test Conf., pp. 998-1007, Oct. 1993.
[7] S. Gupta, J. Rajski, and J. Tyszer, “Arithmetic Additive Generators of Pseudo-Exhaustive Test Patterns,” IEEE Trans. Computer-Aided Design, pp. 939-949, Aug. 1996.
[8] R. Dandapani, J.H. Patel, and J.A. Abraham, “Design of Test Pattern Generation for Built-In Test,” Proc. Int'l Test Conf., pp. 315-319, 1984.
[9] K.-H. Tsai, S. Hellebrand, J. Rajski, and M. Marek-Sadowska, “STARBIST: Scan Autocorrelated Random Pattern Generation,” Proc. 34th Design Automation Conf., pp. 472-477, June 1997.
[10] K.-H. Tsai, J. Rajski, and M. Marek-Sadowska, “Scan Encoded Test Pattern Generation for BIST,” Proc. Int'l Test Conf., pp. 548-556, Oct. 1997.
[11] M.S. Hsiao, E.M. Rudnick, and J.H. Patel, “Sequential Circuit Test Generation Using Dynamic State Traversal,” Proc. 1997 European Design and Test Conf., pp. 22-28, Mar. 1997.
[12] I. Pomeranz and S.M. Reddy, “Vector Restoration Based Static Compaction of Test Sequences for Synchronous Sequential Circuits,” Proc. Int'l Conf. Computer Design, pp. 360-365, Oct. 1997.
[13] A.J. Lee, A. Nica, and E.A. Rundensteiner, “Keeping Virtual Information Resources Up and Running,” Proc. IBM Centre for Advanced Studies Conf. (CASCON '97), pp. 1-14, Nov. 1997. (Best paper award.)

Index Terms:
at-speed testing, built-in test generation, synchronous sequential circuits
Citation:
I. Pomeranz, S.M. Reddy, "Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Input Sequences Using Single and Multiple Fault Detection Times," IEEE Transactions on Computers, vol. 51, no. 4, pp. 409-419, April 2002, doi:10.1109/12.995451
Usage of this product signifies your acceptance of the Terms of Use.