This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Analysis of a BICS-Only Concurrent Error Detection Method
March 2002 (vol. 51 no. 3)
pp. 241-253

We propose in this paper a BICS-only method for concurrent error detection (CED) where a built-in current sensor (BICS) will be solely responsible for detecting faults and errors. Due to the wide applicability of the BICS, this approach can be applied directly to combinational circuits, sequential circuits, and even some analog circuits. A dependability model was developed to study the effectiveness of the proposed BICS-only method. The unsafe probability of the BICS-only design is sensitive to both fault coverage and testability of the BICS. When used in a duplicated CED system for fault masking, the system reliability is sensitive to the fault coverage, but not to the testability of the BICS. Next, we show that a dramatic increase in unsafe probability is possible if the BICS cannot make detection at every system clock cycle. A higher testability for BICS will, contrary to our intuition, make the unsafe probability higher. For duplicated CED applications, the reliability will be even lower than that of a nonredundant system. Therefore, the design criteria for BICS in the BICS-only method, in the order of importance, are: operating speed, fault coverage, and testability.

[1] D. Siewiorek and R. Swarz, Reliable Computer Systems: Design and Evaluation. Digital Press, 1992.
[2] D.K. Pradhan, Fault-Tolerant Computer System Design. Prentice-Hall, 1995.
[3] B.W. Johnson, Design and Analysis of Fault-Tolerant Digital Systems, pp. 394-402. Reading, Mass.: Addison-Wesley, June 1989.
[4] D.A. Anderson and G. Metze, “Design of Totally Self-Checking Check Circuits for$m$-Out-of-$n$Codes,” IEEE Trans. Computers, vol. 22, no. 3, pp. 263-269, Mar. 1973.
[5] J.E. Smith and G. Metze, “Strongly Fault Secure Logic Networks,” IEEE Trans. Computers, vol. 27, no. 6, pp. 491-499, June 1978.
[6] K.S. Trivedi, Probability and Statistics with Reliability, Queuing, and Computer Science Applications. Prentice Hall, 1982.
[7] J.C. Lo, J.C. Daly, and M. Nicolaidis, "A Strongly Code Disjoint Built-in Current Sensor for Strongly Fault-Secure Static CMOS Realizations," IEEE Trans. Computer-Aided Design, Vol. 14, Nov. 1995, pp. 1402-1407.
[8] K. De et al., "RSYN: A System for Automated Synthesis of Reliable Multilevel Circuits," IEEE Trans. Very Large Scale Integration (VLSI) Systems, Vol. 2, No. 2, June 1994, pp. 186-195.
[9] J.M. Soden and C.F. Hawkins, “$I_{DDQ}$Testing: A Review,” J. Electrical Testing (JETTA), vol. 3, pp. 291-303, Dec. 1992.
[10] International Technology Roadmap for Semiconductors, 1999.
[11] P.C. Maxwell et al., "The Effectiveness of IDDQ, Functional, and Scan Tests: How Many Fault Coverages Do We Need?" Proc. Int'l Test Conf., IEEE CS Press, Los Alamitos, Calif., 1992, pp. 168-177.
[12] F. Peters and S. Oostdijk, “Realistic Defect Coverage of Voltage and Current Tests,” Proc. IEEE Workshop IDDQ Testing, pp. 4-8, Oct. 1996.
[13] J.C. Lo and E. Fujiwara, "Probability to Achieve TSC Goal," IEEE Trans. Computers, Vol. C-54, No. 4, Apr. 1996, pp. 450-460.
[14] J.C. Lo, “A Case Study of Self-Checking Circuits Reliability,” VLSI Design, vol. 5, no. 4, pp. 373-383, Gordon and Breach Science Publishers, 1998.
[15] M. Nicolaidis, "Efficient Implementations of Self-Checking Adders and ALUs," Proc. 23rd Int'l Symp. Fault-Tolerant Computing, pp. 586-595,Toulouse, France, June 1993.
[16] J. Sosnowski, “Transient Fault Tolerance in Digital Systems,” IEEE Micro, vol. 14, pp. 24-35, 1994.
[17] T.L. Shen, J.C. Daly, and J.C. Lo, "A 2ns Detecting Time, 2mm CMOS Built-in Current Sensing Circuit," IEEE J. Solid-State Circuits, Vol. 28, Jan. 1993, pp. 72-77.
[18] J.P. Hurst and A.D. Singh, "A Differential Built-in Current Sensor Design for High-Speed IDDQ Testing,"' IEEE J. Solid-State Circuits, Vol. 32, Jan. 1997, pp. 122-125.
[19] J.C. Lo, “On-Line Current Testing,” IEEE Design and Test of Computers, pp. 49-56, Oct.-Dec. 1998.
[20] J.C. Lo, S.Y. Sun, and J.C. Daly, “A Concurrent Error Detection IC in$2{\hbox{-}}\mu{\rm m}$Static CMOS Logic,” IEEE J. Solid-State Circuits, vol. 29, pp. 580-584, May 1994.
[21] Y. Miura, “IDDQ Sensor Circuit,” Electronics Letters, vol. 33, pp. 482-483, Mar. 1997.
[22] P. Nigh and W. Maly, “A Self-Testing ALU Using Built-In Current Sensing,” Proc. Custom Integrated Circuits Conf., pp. 221.1-22.1.4, 1989.
[23] Y. Maidon, Y. Deval, J.B. Begueret, J. Tomas, and J.P. Dom, “CMOS Built-In Current Sensor,” Electronics Letters, vol. 33, pp. 345-346, Feb. 1997.

Index Terms:
built-in current sensors, concurrent error detection, fault coverage, operating speed, reliability, testability, unsafe probability
Citation:
J.C. Lo, "Analysis of a BICS-Only Concurrent Error Detection Method," IEEE Transactions on Computers, vol. 51, no. 3, pp. 241-253, March 2002, doi:10.1109/12.990124
Usage of this product signifies your acceptance of the Terms of Use.