
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Stefano Chessa, Piero Maestrini, "Correct and Almost Complete Diagnosis of Processor Grids," IEEE Transactions on Computers, vol. 50, no. 10, pp. 10951102, October, 2001.  
BibTex  x  
@article{ 10.1109/12.956094, author = {Stefano Chessa and Piero Maestrini}, title = {Correct and Almost Complete Diagnosis of Processor Grids}, journal ={IEEE Transactions on Computers}, volume = {50}, number = {10}, issn = {00189340}, year = {2001}, pages = {10951102}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.956094}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  Correct and Almost Complete Diagnosis of Processor Grids IS  10 SN  00189340 SP1095 EP1102 EPD  10951102 A1  Stefano Chessa, A1  Piero Maestrini, PY  2001 KW  Systemlevel diagnosis KW  PMC model KW  processor grids KW  constantdegree diagnosis KW  diagnosis algorithm. VL  50 JA  IEEE Transactions on Computers ER   
Abstract—A new diagnosis algorithm for square grids is introduced. The algorithm always provides correct diagnosis if the number of faulty processors is below
[1] L. Baldelli and P. Maestrini, “SelfDiagnosis of Array Processors,” Proc. FaultTolerant Computing Symp. (FTCS24), pp. 4853, 1994.
[2] M.A. Barborak, M. Malek, and A.T. Dahbura, "The Consensus Problem in FaultTolerant Computing," ACM Computer Surveys, vol. 25, pp. 171220, June 1993.
[3] F. Barsi, F. Grandoni, and P. Maestrini, “A Theory of Diagnosability of Digital Systems,” IEEE Trans. Computers, vol. 25, no. 6, pp. 585593, June 1976.
[4] D.M. Blough, G.F. Sullivan, and G.M. Masson, "Efficient Diagnosis of Multiprocessor Systems Under Probabilistic Models," IEEE Trans. Computers, vol. 41, pp. 1,1261,136, 1992.
[5] S. Chessa, “SelfDiagnosis of GridInterconnected Systems, with Application to SelfTest of VLSI Wafers,” PhD thesis, Dept. of Computer Science, TD2/99, Univ. of Pisa, Italy, Mar. 1999.
[6] S. Chessa and P. Maestrini, “SelfTest of Integrated Circuit Wafers,” Proc. European Test Workshop (ETW 96), pp. 5458, June 1996.
[7] S. Chessa and P. Maestrini, “Correct and Almost Complete Diagnosis of Processors Grids,” Technical Report 1999B4.135, Istituto di Elaborazione dell'Informazione del CNR, Pisa, Italia, May 1999.
[8] A.T. Dahbura and G.M. Masson, “An$O(n^{2.5})$Fault Identification Algorithm for Diagnosable Systems,” IEEE Trans. Computers, vol. 33, no. 6, pp. 486492, June 1984.
[9] S.L. Hakimi and S.L. Amin, “Characterization of Connection Assignment of Diagnosable Systems,” IEEE Trans. Computers, vol. 23, no. 1, pp. 8688, Jan. 1974.
[10] K. Huang, V.K. Agarwal, L. LaForge, and K. Thulasiraman, “A Diagnosis Algorithm for Constant Degree Structures and Its Application to VLSI Circuit Testing,” IEEE Trans. Parallel and Distributed Systems, vol. 6, no. 4, pp. 363372, Apr. 1995.
[11] L.E. LaForge, K. Huang, and V.K. Agarwal, "Almost Sure Diagnosis of Almost Every Good Element," IEEE Trans. Computers, vol. 43, pp. 295305, 1994.
[12] A.M. Law and W.D. Kelton, Simulation Modeling and Analysis. New York: McGrawHill, 1982.
[13] J. Maeng and M. Malek, “A Comparison Connection Assignment for SelfDiagnosis of Multicomputer Systems,” Proc. FaultTolerant Computing Symp. (FTCS11), pp. 173175, June 1981.
[14] P. Maestrini and P. Santi, “SelfDiagnosis of Processor Arrays Using a Comparison Model,” Proc. Symp. Reliable and Distributed Systems (SRDS14), pp. 218228, Sept. 1995.
[15] F.P. Preparata, G. Metze, and R.T. Chien, “On the Connection Assignment Problem of Diagnosable Systems,” IEEE Trans. Computers, vol. 16, pp. 848854, Dec. 1967.
[16] S. Rangarajan and D. Fussell, "A Probabilistic Method for Fault Diagnosis of Multiprocessor Systems," Digest of Papers 18th Int'l Symp. FaultTolerant Computing, pp. 278283, 1988.
[17] D. Fussell and S. Rangarajan, "Probabilistic Diagnosis of Multiprocessor Systems with Arbitrary Connectivity," Proc. 19th Int'l Symp. FaultTolerant Computing, pp. 560565, 1989.
[18] S. Rangarajan and D. Fussell, “Diagnosing Arbitrarily Connected Parallel Computers with High Probability,” IEEE Trans. Computers, vol. 41, pp. 606615, 1992.
[19] S. Rangarajan, D. Fussel, and M. Malek, “BuiltIn Testing of Integrated Circuit Wafers,” IEEE Trans. Computers, vol. 39, no. 2, pp. 195205, Feb. 1990.
[20] E. Scheinerman, "Almost Sure FaultTolerance in Random Graphs," SIAM J. Computing, vol. 16, pp. 1,1241,134, 1987.
[21] A.K. Somani and V.K. Agarwal, "Distributed Diagnosis Algorithms for Regular Interconnected Structures," IEEE Trans. Computers, vol. 41, no. 7, pp. 899906, July 1992.