This Article 
 Bibliographic References 
 Add to: 
Boundary Scan-Based Relay Wave Propagation Test of Arrays of Identical Structures
October 2001 (vol. 50 no. 10)
pp. 1007-1019

Abstract—A boundary scan-based algorithm is presented for testing iterative arrays of identical units such as integrated circuits on silicon wafers, MCMs fabricated on a large area panel, and multiprocessor systems. As all the units are similar, it is critical that the test process be parallelized in order that multiple units may be tested for the cost of testing one unit. With this objective in mind, we propose a parallel and pipelined Boundary Scan Standard-based scheme for testing all units simultaneously. In this scheme, the test vectors and the corresponding correct-response vectors are both scanned into the scan chain of the units in an interleaved fashion, optimally utilizing the resources of every chain to test all units. The comparison of the expected versus the observed response of a unit is performed locally at each unit. Our algorithm provides an order of magnitude speed-up in test time over conventional boundary scan based testing schemes. Further, as the number of chains increases, the test time tends asymptotically toward the optimal. The complete design of the test architecture is also presented in the paper.

[1] M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design. IEEE Press, 1990.
[2] C.M. Maunder and R.E. Tulloss, The Test Access Port and Boundary-Scan Architecture. IEEE CS Press, 1990.
[3] P.H. Bardell, W.H. McAnney, and J. Savir, Built-In Test for VLSI: Pseudorandom Techniques. John Wiley&Sons, 1987.
[4] “IEEE Std 1149.1-1990 (including IEEE-Std 1149.1a-1993) Test Access Port and Boundary-Scan Architecture Standard,” IEEE, Oct. 1993.
[5] G. White, E. Perfecto, D. McHerron, and M. Norcott, “Large Format Fabrication—A Practical Approach to Low Cost MCM-D,” IEEE Trans. Components Packaging and Manufaturing Technology-Part B, vol. 18, no. 1, pp. 37-41, Feb. 1995.
[6] F.P. Preparata, G. Metze, and R.T. Chien, “On the Connection Assignment Problem of Diagnosable Systems,” IEEE Trans. Electronic Computers, vol. 16, pp. 848-854, Dec. 1967.
[7] S.E. Kreutzer and S.L. Hakimi, “System Level Fault Diagnosis: A Survey,” Proc. Microprocessing and Microprogramming 20, pp. 323-330, 1987.
[8] S. Rangarajan, D. Fussel, and M. Malek, “Built-In Testing of Integrated Circuit Wafers,” IEEE Trans. Computers, vol. 39, no. 2, pp. 195-205, Feb. 1990.
[9] L.E. LaForge, K. Huang, and V.K. Agarwal, "Almost Sure Diagnosis of Almost Every Good Element," IEEE Trans. Computers, vol. 43, pp. 295-305, 1994.
[10] K. Sasidhar, “Parallel Test Techniques for Multi Chip Modules,” PhD dissertation, Dept. of Electrical and Computer Eng., Georgia Inst. of Tech nology, 1997.

Index Terms:
Boundary scan, relay propagation test, multiprocessor systems.
Koppolu Sasidhar, Abhijit Chatterjee, Yervant Zorian, "Boundary Scan-Based Relay Wave Propagation Test of Arrays of Identical Structures," IEEE Transactions on Computers, vol. 50, no. 10, pp. 1007-1019, Oct. 2001, doi:10.1109/12.956088
Usage of this product signifies your acceptance of the Terms of Use.