This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
On Table Bandwidth and Its Update Delay for Value Prediction on Wide-Issue ILP Processors
August 2001 (vol. 50 no. 8)
pp. 847-852
ASCII Text
x 
 
Sang-Jeong Lee, Pen-Chung Yew, "On Table Bandwidth and Its Update Delay for Value Prediction on Wide-Issue ILP Processors," IEEE Transactions on Computers, vol. 50, no. 8, pp. 847-852, August, 2001.
 
 
BibTex
x
 
@article{ 10.1109/TC.2001.947004,
author = {Sang-Jeong Lee and Pen-Chung Yew},
title = {On Table Bandwidth and Its Update Delay for Value Prediction on Wide-Issue ILP Processors},
journal ={IEEE Transactions on Computers},
volume = {50},
number = {8},
issn = {0018-9340},
year = {2001},
pages = {847-852},
doi = {http://doi.ieeecomputersociety.org/10.1109/TC.2001.947004},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA},
}
 
 
RefWorks Procite/RefMan/Endnote
x 
 
TY - JOUR
JO - IEEE Transactions on Computers
TI - On Table Bandwidth and Its Update Delay for Value Prediction on Wide-Issue ILP Processors
IS - 8
SN - 0018-9340
SP847
EP852
EPD - 847-852
A1 - Sang-Jeong Lee,
A1 - Pen-Chung Yew,
PY - 2001
KW - Decoupled value prediction
KW - prediction value cache
KW - dynamic classification.
VL - 50
JA - IEEE Transactions on Computers
ER -
 

Abstract—We study two issues which could affect the performance of value prediction on wide-issue ILP processors. One is the large number of accesses to the value prediction tables needed in each machine cycle and the other is the delay required to update stale values in the value prediction tables. We introduce a prediction value cache (PVC) which augments the instruction cache to hold the prediction values to handle these issues.

[1] D. Burger and T. Austin, “The Simplescalar Tool Set, Version 2.0,” Technical Report CS-TR-97-1342, Univ. of Wisconsin, Madison, June 1997.
[2] F. Gabbay and A. Mendelson, “The Effect of Instruction Fetch Bandwidth on Value Prediction,” Proc. 25th Int'l Symp. ComputerArchitecture (ISCA-25), pp. 272-281, 1998.
[3] S. Lee, Y. Wang, and P. Yew, “Decoupled Value Prediction on Trace Processors,” Proc. Sixth Int'l Symp. High Performance Computer Architecture (HPCA-6), 2000.
[4] S. Lee and P. Yew, “On Some Implementation Issues for Value Prediction on Wide-Issue ILP Processors,” Proc. Int'l Conf. Parallel Architectures and Compilation Techniques (PACT 2000), Oct. 2000.
[5] M. Lipasti and J. Shen, “Exceeding the Limit via Value Prediction,” Proc. 29th Int'l Symp. Microarchitecture (MICRO-29), Dec. 1996.
[6] B. Rychlik, J. Faistl, B. Krug, A. Kurland, J. Jung, ? Miroslav, M. Velev, and J. Shen, “Efficient and Accurate Value Prediction Using Dynamic Classification,” Technical ReportCMuART-1988-03, Carnegie Mellon Univ., 1998.
[7] B. Rychlik, J. Faistl, B. Krug, and J. Shen, “Efficacy and Performance Impact of Value Prediction,” Proc. Parallel Architectures and Compilation Techniques (PACT 1998), Oct. 1998.
[8] Y. Sazeides and J. Smith, “The Predictability of Data Values,” Proc. 30th Int'l Symp. Microarchitecture (MICRO-30), Dec. 1997.
[9] K. Wang and M. Franklin, “Highly Accurate Data Value Predictions Using Hybrid Predictor,” Proc. 30th Int'l Symp. Microarchitecture (MICRO-30), Dec. 1997.

Index Terms:
Decoupled value prediction, prediction value cache, dynamic classification.
Citation:
Sang-Jeong Lee, Pen-Chung Yew, "On Table Bandwidth and Its Update Delay for Value Prediction on Wide-Issue ILP Processors," IEEE Transactions on Computers, vol. 50, no. 8, pp. 847-852, Aug. 2001, doi:10.1109/TC.2001.947004
Usage of this product signifies your acceptance of the Terms of Use.