Issue No.06 - June (2001 vol.50)
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/12.931892
<p><b>Abstract</b>—We describe a VLIW architecture designed specifically as a target for dynamic compilation of an existing instruction set architecture. This design approach offers the simplicity and high performance of statically scheduled architectures, achieves compatibility with an established architecture, and makes use of dynamic adaptation. Thus, the original architecture is implemented using dynamic compilation, a process we refer to as DAISY (Dynamically Architected Instruction Set from Yorktown). The dynamic compiler exploits runtime profile information to optimize translations so as to extract instruction level parallelism. This work reports different design trade-offs in the DAISY system and their impact on final system performance. The results show high degrees of instruction parallelism with reasonable translation overhead and memory usage.</p>
Dynamic compilation, binary translation, dynamic optimization, just-in-time compilation, adaptive code generation, profile-directed feedback, instruction-level parallelism, very long instruction word architectures, virtual machines, instruction set architectures, instruction set layering.
Kemal Ebcioglu, Erik Altman, Michael Gschwind, Sumedh Sathaye, "Dynamic Binary Translation and Optimization", IEEE Transactions on Computers, vol.50, no. 6, pp. 529-548, June 2001, doi:10.1109/12.931892