
This Article  
 
Share  
Bibliographic References  
Add to:  
Digg Furl Spurl Blink Simpy Del.icio.us Y!MyWeb  
Search  
 
ASCII Text  x  
Hee Yong Youn, Choong Gun Oh, Hyunseung Choo, JinWook Chung, Dongman Lee, "An Efficient AlgorithmBased Fault Tolerance Design Using the Weighted DataCheck Relationship," IEEE Transactions on Computers, vol. 50, no. 4, pp. 371383, April, 2001.  
BibTex  x  
@article{ 10.1109/12.919281, author = {Hee Yong Youn and Choong Gun Oh and Hyunseung Choo and JinWook Chung and Dongman Lee}, title = {An Efficient AlgorithmBased Fault Tolerance Design Using the Weighted DataCheck Relationship}, journal ={IEEE Transactions on Computers}, volume = {50}, number = {4}, issn = {00189340}, year = {2001}, pages = {371383}, doi = {http://doi.ieeecomputersociety.org/10.1109/12.919281}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }  
RefWorks Procite/RefMan/Endnote  x  
TY  JOUR JO  IEEE Transactions on Computers TI  An Efficient AlgorithmBased Fault Tolerance Design Using the Weighted DataCheck Relationship IS  4 SN  00189340 SP371 EP383 EPD  371383 A1  Hee Yong Youn, A1  Choong Gun Oh, A1  Hyunseung Choo, A1  JinWook Chung, A1  Dongman Lee, PY  2001 KW  Algorithmbased fault tolerance KW  Hamming correcting code KW  matrix computations KW  overflow KW  roundoff error KW  VLSI processor array. VL  50 JA  IEEE Transactions on Computers ER   
Abstract—VLSIbased processor arrays have been widely used for computation intensive applications such as matrix and graph algorithms.
[1] S.Y. Kung, VLSI Array Processors. Prentice Hall, 1988.
[2] H. Ahmed, J. Delosme, and M. Morf, “Highly Concurrent Computing Structures for Matrix Arithmetic and Signal Processing,” Computer, vol. 15, no. 1, pp. 6582, Jan. 1982.
[3] J.H. Moreno and T. Lang, “Matrix Computations on SystolicType Meshes,” Computer, vol. 20, no. 4, pp. 3251, Apr. 1990.
[4] K.H. Huang and J.A. Abraham, “AlgorithmBased FaultTolerance for Matrix Operations,” IEEE Trans. Computers, vol. 3, no. 6, pp. 518528, June 1984.
[5] V.S.S. Nair and J.A. Abraham, “General Linear Codes for FaultTolerant Matrix Operations on Processor Arrays,” Proc. 18th IEEE FaultTolerant Computing Symp. (FTCS18), pp. 180185, June 1988.
[6] J.Y. Jou and J.A. Abraham, “Fault Tolerant Matrix Arithmetic and Signal Processing on Highly Concurrent Computing Structures,” Proc. IEEE, vol. 74, pp. 732741, May 1986.
[7] F.T. Luk and H. Park, “An Analysis of AlgorithmBased Fault Tolerance Techniques,” J. Parallel and Distributed Computing, vol. 5, pp. 172184, 1988.
[8] D.L. Tao and C.R.P. Hatmann, “AlgorithmBased Fault Tolerance Technique for Computing Matrix Operations,” CEAS Technical Report 581, Dept. of Electrical Eng., State Univ. of New York at Stony Brook, Apr. 1990.
[9] V.S.S. Nair and J.A. Abraham, "RealNumber Codes for FaultTolerant Matrix Operations on Processor Arrays," IEEE Trans. on Computers, Vol. 39, No. 4, Apr. 1990, pp. 426435.
[10] V. Balasubramanian and P. Banarjee, “Tradeoffs in the Design of Efficient AlgorithmBased Error Detection Schemes for Hypercube Multiprocessors,” IEEE Trans. Software Eng., vol. 16, no. 2, pp. 183196, Feb. 1990.
[11] P. Banarjee, J.T. Rahmeh, C. Stunkel, V.S. Nair, K. Roy, V. Balasubramanian, and J.A. Abraham, “AlgorithmBased Fault Tolerance on a Hypercube Multiprocessor,” IEEE Trans. Computers, vol. 39, no. 9, pp. 11321145, Sept. 1990.
[12] Y.M. Yeh and T.Y. Feng, “Algorithm Based Fault Tolerance for Matrix Inversion with Maximum Pivoting,” J. Parallel and Distributed Computing, vol. 14, pp. 373389, 1992.
[13] F.T. Luk and H. Park, “A Fault Tolerance Matrix Triangularizations on Systolic Arrays,” IEEE Trans. Computers, vol. 37, no. 11, pp. 14341438, Nov. 1988.
[14] P. Banerjee and J.A. Abraham, "Bounds on AlgorithmBased Fault Tolerance in Multiple Processor Systems," IEEE Trans. Computers, Apr. 1986, pp. 296306.
[15] V.S.S. Nair and J.A. Abraham, “Hierarchical Design and Analysis of FaultTolerant Multiprocessor Systems Using Concurrent Error Detection,” Proc. 20th IEEE FaultTolerant Computing Symp. (FTCS20), pp. 130137, 1990.
[16] B. Vinnakota and N.K. Jha, “Design of Multiprocessor Systems for Concurrent Error Detection and Fault Diagnosis,” Proc. 21st IEEE FaultTolerant Computing Symp. (FTCS21), pp. 504511, 1991.
[17] D. Gu, D.J. Rosenkrantz, and S.S. Ravi, “Design and Analysis of Test Schemes for AlgorithmBased Fault Tolerance,” Proc. 20th IEEE FaultTolerant Computing Symp. (FTCS20), pp. 106113, 1990.
[18] I. Koren and D.K. Pradhan, “Introducing Redundancy into VLSI Designs for Yield and Performance Enhancement,” Proc. 15th IEEE FaultTolerant Computing Symp. (FTCS15), pp. 330335, June 1985.
[19] A.D. Singh and H.Y. Youn, “A Modular Fault Tolerant Binary Tree Architecture for VLSI,” IEEE Trans. Computers, vol. 40, no. 7, pp. 882890, July 1991.
[20] R.W. Hamming, Coding and Information Theory.Englewood Cliffs, N.J.: Prentice Hall, 1980.
[21] W.W. Peterson and E.J. Weldon Jr., ErrorCorrecting Codes. Cambridge, Mass.: MIT Press, 1981.
[22] C.G. Oh and H.Y. Youn, “An Efficient AlgorithmBased Fault Tolerance Design Using Extended Rearranged Hamming Checksum,” Proc. IEEE Int'l Workshop Defect and Fault Tolerance in VLSI Systems, pp. 237246, Nov. 1992.
[23] C.G. Oh and H.Y. Youn, “On Concurrent Error Detection, Location, and Correction of FFT Network,” Proc. 23rd IEEE FaultTolerant Computing Symp. (FTCS23), pp. 596605, June 1993.
[24] C.G. Cullen, Linear Algebra with Applications. Scott, Foresman and Company, 1988.
[25] C.F. Gerald and P.O. Wheatley, Applied Numerical Analysis, fourth ed. AdditionWesley, 1989.
[26] B.W. Johnson, Design and Analysis of FaultTolerant Digital Systems, pp. 394402. Reading, Mass.: AddisonWesley, June 1989.
[27] A. RoyChowdhury and P. Banerjee, “Tolerance Determination for AlgorithmBased Checks Using Simplified Error Analysis Techniques,” Proc. 23rd IEEE FaultTolerant Computing Symp. (FTCS23), pp. 290298, June 1993.
[28] K.N.B. Murthy, K. Bhuvaneswari, and C.S. Ram Murthy, “A New Algorithm Based on Givens Rotations for Solving Linear Equations on FaultTolerant MeshConnected Processors,” IEEE Trans. Parallel and Distributed Systems, vol. 9, no. 8, pp. 825832, Aug. 1998.
[29] G.R. Redinbo, “Generalized AlgorithmBased Fault Tolerance: Error Correction via Kalman Estimation,” IEEE Trans. Computers, vol. 47, no. 6, pp. 639655, June 1998.
[30] S. Yajnik and N.K. Jha, “Analysis and Randomized Design of AlgorithmBased Fault Tolerant Multiprocessor Systems under an Extended Model,” IEEE Trans. Parallel and Distributed Systems, vol. 8, no. 7, pp. 639655, July 1997.
[31] S. Yajnik and N.K. Jha, “Graceful Degradation in AlgorithmBased Fault Tolerant Multiprocessor Systems,” IEEE Trans. Parallel and Distributed Systems, vol. 8, no. 2, pp. 137153, Feb. 1997.
[32] B. Vinnakota and N.K. Jha, “Design of AlgorithmBased FaultTolerant Multiprocessor Systems for Concurrent Error Detection and Fault Diagnosis,” IEEE Trans. Parallel and Distributed Systems, vol. 5, no. 10, pp. 10991106, Oct. 1994.
[33] D. Gu, D.J. Rosenkrantz, and S.S. Ravi, "Construction of Check Sets for AlgorithmBased Fault Tolerance," IEEE Trans. Computers, June 1994, pp. 641650.
[34] D.J. Rosenkrantz and S.S. Ravi, “Improved Bounds for AlgorithmBased Fault Tolerance,” IEEE Trans. Computers, vol. 42, no. 5, pp. 630635, May 1993.