This Article 
 Bibliographic References 
 Add to: 
Hierarchical Diagnosis of Identical Units in a System
February 2001 (vol. 50 no. 2)
pp. 186-191

Abstract—A hierarchical diagnosis algorithm is presented for testing identical units in a system. As all units are similar, it is essential that the test process be parallelized to enable test of multiple units for the cost of testing one unit. With this objective in mind, we propose a novel test architecture consisting of a hierarchy of testers in a system to test all the units simultaneously. In this approach, special test chips are placed at strategic locations in a system to compute a “golden response” by analyzing the responses of all units. The responses are propagated up the hierarchy of testers. At each level, the testers analyze the data and pass golden response computation data to testers at higher level. The tester at the top of the hierarchy computes the golden response and the test result is percolated down to the testers at the lowest level that identify faulty and fault-free units. Using this diagnosis approach, almost all units are correctly diagnosed, even when yields are as low as 40 percent. The hardware architecture of all test chips is identical and simple. This approach can be used for testing massively parallel multiprocessor systems, MCMs fabricated on a large area panel, and integrated circuits on silicon wafers.

[1] G. White, E. Perfecto, D. McHerron, and M. Norcott, “Large Format Fabrication—A Practical Approach to Low Cost MCM-D,” IEEE Trans. Components Packaging and Manufaturing Technology-Part B, vol. 18, no. 1, pp. 37-41, Feb. 1995.
[2] F.P. Preparata, G. Metze, and R.T. Chien, “On the Connection Assignment Problem of Diagnosable Systems,” IEEE Trans. Electronic Computers, vol. 16, pp. 848-854, Dec. 1967.
[3] S.E. Kreutzer and S.L. Hakimi, “System Level Fault Diagnosis: A Survey,” Proc. Microprocessing and Microprogramming 20, pp. 323-330, 1987.
[4] A.T. Dahbura, “System Level Diagnosis: A Perspective for the Third Decade,” Concurrent Computation: Algorithms, Architectures, Technologies, Plenum, 1988.
[5] S. Rangarajan, D. Fussel, and M. Malek, “Built-In Testing of Integrated Circuit Wafers,” IEEE Trans. Computers, vol. 39, no. 2, pp. 195-205, Feb. 1990.
[6] D. Fussell and S. Rangarajan, "Probabilistic Diagnosis of Multiprocessor Systems with Arbitrary Connectivity," Proc. 19th Int'l Symp. Fault-Tolerant Computing, pp. 560-565, 1989.
[7] S. Rangarajan and D. Fussell, "Probabilistic Diagnosis Algorithms Tailored to System Topology," Proc. IEEE CS 21st Int'l Symp. Fault-Tolerant Computing, pp. 230-237, 1991.
[8] K. Sasidhar and A. Chatterjee, “Hierarchical Probabilistic Diagnosis of MCMs on Large Area Substrates,” Proc. Int'l Conf. VLSI Design, pp. 65-68, Jan. 1996.
[9] IEEE Standard 1149.1-1990 (including IEEE-Std 1149. 1a-1993) Test Access Port and Boundary-Scan Architecture Standard, IEEE, Oct. 1993.
[10] K. Sasidhar, “Parallel Test of Multi Chip Modules,” PhD thesis, Georgia Inst. of Tech nology, 1999.

Index Terms:
System level diagnosis, hierarchical diagnosis.
Sasidhar Koppolu, Abhijit Chatterjee, "Hierarchical Diagnosis of Identical Units in a System," IEEE Transactions on Computers, vol. 50, no. 2, pp. 186-191, Feb. 2001, doi:10.1109/12.908994
Usage of this product signifies your acceptance of the Terms of Use.